amdgpu_ib.c 9.4 KB
Newer Older
A
Alex Deucher 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
/*
 * Copyright 2008 Advanced Micro Devices, Inc.
 * Copyright 2008 Red Hat Inc.
 * Copyright 2009 Jerome Glisse.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Dave Airlie
 *          Alex Deucher
 *          Jerome Glisse
 *          Christian König
 */
#include <linux/seq_file.h>
#include <linux/slab.h>
#include <drm/drmP.h>
#include <drm/amdgpu_drm.h>
#include "amdgpu.h"
#include "atom.h"

36
#define AMDGPU_IB_TEST_TIMEOUT	msecs_to_jiffies(1000)
37

A
Alex Deucher 已提交
38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59
/*
 * IB
 * IBs (Indirect Buffers) and areas of GPU accessible memory where
 * commands are stored.  You can put a pointer to the IB in the
 * command ring and the hw will fetch the commands from the IB
 * and execute them.  Generally userspace acceleration drivers
 * produce command buffers which are send to the kernel and
 * put in IBs for execution by the requested ring.
 */
static int amdgpu_debugfs_sa_init(struct amdgpu_device *adev);

/**
 * amdgpu_ib_get - request an IB (Indirect Buffer)
 *
 * @ring: ring index the IB is associated with
 * @size: requested IB size
 * @ib: IB object returned
 *
 * Request an IB (all asics).  IBs are allocated using the
 * suballocator.
 * Returns 0 on success, error on failure.
 */
60
int amdgpu_ib_get(struct amdgpu_device *adev, struct amdgpu_vm *vm,
A
Alex Deucher 已提交
61 62 63 64 65
		  unsigned size, struct amdgpu_ib *ib)
{
	int r;

	if (size) {
66
		r = amdgpu_sa_bo_new(&adev->ring_tmp_bo,
A
Alex Deucher 已提交
67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86
				      &ib->sa_bo, size, 256);
		if (r) {
			dev_err(adev->dev, "failed to get a new IB (%d)\n", r);
			return r;
		}

		ib->ptr = amdgpu_sa_bo_cpu_addr(ib->sa_bo);

		if (!vm)
			ib->gpu_addr = amdgpu_sa_bo_gpu_addr(ib->sa_bo);
	}

	return 0;
}

/**
 * amdgpu_ib_free - free an IB (Indirect Buffer)
 *
 * @adev: amdgpu_device pointer
 * @ib: IB object to free
87
 * @f: the fence SA bo need wait on for the ib alloation
A
Alex Deucher 已提交
88 89 90
 *
 * Free an IB (all asics).
 */
91
void amdgpu_ib_free(struct amdgpu_device *adev, struct amdgpu_ib *ib,
92
		    struct dma_fence *f)
A
Alex Deucher 已提交
93
{
94
	amdgpu_sa_bo_free(adev, &ib->sa_bo, f);
A
Alex Deucher 已提交
95 96 97 98 99 100 101 102
}

/**
 * amdgpu_ib_schedule - schedule an IB (Indirect Buffer) on the ring
 *
 * @adev: amdgpu_device pointer
 * @num_ibs: number of IBs to schedule
 * @ibs: IB objects to schedule
103
 * @f: fence created during this submission
A
Alex Deucher 已提交
104 105 106 107 108 109 110 111 112 113 114 115 116 117
 *
 * Schedule an IB on the associated ring (all asics).
 * Returns 0 on success, error on failure.
 *
 * On SI, there are two parallel engines fed from the primary ring,
 * the CE (Constant Engine) and the DE (Drawing Engine).  Since
 * resource descriptors have moved to memory, the CE allows you to
 * prime the caches while the DE is updating register state so that
 * the resource descriptors will be already in cache when the draw is
 * processed.  To accomplish this, the userspace driver submits two
 * IBs, one for the CE and one for the DE.  If there is a CE IB (called
 * a CONST_IB), it will be put on the ring prior to the DE IB.  Prior
 * to SI there was just a DE IB.
 */
118
int amdgpu_ib_schedule(struct amdgpu_ring *ring, unsigned num_ibs,
119 120
		       struct amdgpu_ib *ibs, struct amdgpu_job *job,
		       struct dma_fence **f)
A
Alex Deucher 已提交
121
{
122
	struct amdgpu_device *adev = ring->adev;
A
Alex Deucher 已提交
123
	struct amdgpu_ib *ib = &ibs[0];
124
	bool skip_preamble, need_ctx_switch;
125 126
	unsigned patch_offset = ~0;
	struct amdgpu_vm *vm;
127
	uint64_t fence_ctx;
128
	uint32_t status = 0, alloc_size;
M
Monk Liu 已提交
129

130
	unsigned i;
A
Alex Deucher 已提交
131 132 133 134 135
	int r = 0;

	if (num_ibs == 0)
		return -EINVAL;

136 137
	/* ring tests don't use a job */
	if (job) {
138
		vm = job->vm;
139
		fence_ctx = job->fence_ctx;
140 141
	} else {
		vm = NULL;
142
		fence_ctx = 0;
143
	}
144

A
Alex Deucher 已提交
145
	if (!ring->ready) {
146
		dev_err(adev->dev, "couldn't schedule ib on ring <%s>\n", ring->name);
A
Alex Deucher 已提交
147 148
		return -EINVAL;
	}
149

150
	if (vm && !job->vm_id) {
151 152 153 154
		dev_err(adev->dev, "VM IB without ID\n");
		return -EINVAL;
	}

155 156
	alloc_size = ring->funcs->emit_frame_size + num_ibs *
		ring->funcs->emit_ib_size;
157 158

	r = amdgpu_ring_alloc(ring, alloc_size);
A
Alex Deucher 已提交
159 160 161 162 163 164
	if (r) {
		dev_err(adev->dev, "scheduling IB failed (%d).\n", r);
		return r;
	}

	if (vm) {
165
		r = amdgpu_vm_flush(ring, job);
166 167 168 169
		if (r) {
			amdgpu_ring_undo(ring);
			return r;
		}
170
	}
171

172 173 174
	if (ring->funcs->init_cond_exec)
		patch_offset = amdgpu_ring_init_cond_exec(ring);

175
	if (ring->funcs->emit_hdp_flush
176 177 178 179
#ifdef CONFIG_X86_64
	    && !(adev->flags & AMD_IS_APU)
#endif
	   )
180 181
		amdgpu_ring_emit_hdp_flush(ring);

182 183
	skip_preamble = ring->current_ctx == fence_ctx;
	need_ctx_switch = ring->current_ctx != fence_ctx;
184 185 186 187
	if (job && ring->funcs->emit_cntxcntl) {
		if (need_ctx_switch)
			status |= AMDGPU_HAVE_CTX_SWITCH;
		status |= job->preamble_status;
188 189 190

		if (vm)
			status |= AMDGPU_VM_DOMAIN;
191 192 193
		amdgpu_ring_emit_cntxcntl(ring, status);
	}

A
Alex Deucher 已提交
194
	for (i = 0; i < num_ibs; ++i) {
195
		ib = &ibs[i];
196 197

		/* drop preamble IBs if we don't have a context switch */
198 199
		if ((ib->flags & AMDGPU_IB_FLAG_PREAMBLE) &&
			skip_preamble &&
200 201
			!(status & AMDGPU_PREAMBLE_IB_PRESENT_FIRST) &&
			!amdgpu_sriov_vf(adev)) /* for SRIOV preemption, Preamble CE ib must be inserted anyway */
202 203
			continue;

204 205
		amdgpu_ring_emit_ib(ring, ib, job ? job->vm_id : 0,
				    need_ctx_switch);
206
		need_ctx_switch = false;
A
Alex Deucher 已提交
207 208
	}

209 210 211 212 213
	if (ring->funcs->emit_hdp_invalidate
#ifdef CONFIG_X86_64
	    && !(adev->flags & AMD_IS_APU)
#endif
	   )
214
		amdgpu_ring_emit_hdp_invalidate(ring);
215

216
	r = amdgpu_fence_emit(ring, f);
A
Alex Deucher 已提交
217 218
	if (r) {
		dev_err(adev->dev, "failed to emit fence (%d)\n", r);
219 220
		if (job && job->vm_id)
			amdgpu_vm_reset_id(adev, job->vm_id);
221
		amdgpu_ring_undo(ring);
A
Alex Deucher 已提交
222 223 224
		return r;
	}

225 226 227
	if (ring->funcs->insert_end)
		ring->funcs->insert_end(ring);

A
Alex Deucher 已提交
228
	/* wrap the last IB with fence */
229 230
	if (job && job->uf_addr) {
		amdgpu_ring_emit_fence(ring, job->uf_addr, job->uf_sequence,
231
				       AMDGPU_FENCE_FLAG_64BIT);
A
Alex Deucher 已提交
232 233
	}

M
Monk Liu 已提交
234 235 236
	if (patch_offset != ~0 && ring->funcs->patch_cond_exec)
		amdgpu_ring_patch_cond_exec(ring, patch_offset);

237
	ring->current_ctx = fence_ctx;
238
	if (vm && ring->funcs->emit_switch_buffer)
239
		amdgpu_ring_emit_switch_buffer(ring);
240
	amdgpu_ring_commit(ring);
A
Alex Deucher 已提交
241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309
	return 0;
}

/**
 * amdgpu_ib_pool_init - Init the IB (Indirect Buffer) pool
 *
 * @adev: amdgpu_device pointer
 *
 * Initialize the suballocator to manage a pool of memory
 * for use as IBs (all asics).
 * Returns 0 on success, error on failure.
 */
int amdgpu_ib_pool_init(struct amdgpu_device *adev)
{
	int r;

	if (adev->ib_pool_ready) {
		return 0;
	}
	r = amdgpu_sa_bo_manager_init(adev, &adev->ring_tmp_bo,
				      AMDGPU_IB_POOL_SIZE*64*1024,
				      AMDGPU_GPU_PAGE_SIZE,
				      AMDGPU_GEM_DOMAIN_GTT);
	if (r) {
		return r;
	}

	r = amdgpu_sa_bo_manager_start(adev, &adev->ring_tmp_bo);
	if (r) {
		return r;
	}

	adev->ib_pool_ready = true;
	if (amdgpu_debugfs_sa_init(adev)) {
		dev_err(adev->dev, "failed to register debugfs file for SA\n");
	}
	return 0;
}

/**
 * amdgpu_ib_pool_fini - Free the IB (Indirect Buffer) pool
 *
 * @adev: amdgpu_device pointer
 *
 * Tear down the suballocator managing the pool of memory
 * for use as IBs (all asics).
 */
void amdgpu_ib_pool_fini(struct amdgpu_device *adev)
{
	if (adev->ib_pool_ready) {
		amdgpu_sa_bo_manager_suspend(adev, &adev->ring_tmp_bo);
		amdgpu_sa_bo_manager_fini(adev, &adev->ring_tmp_bo);
		adev->ib_pool_ready = false;
	}
}

/**
 * amdgpu_ib_ring_tests - test IBs on the rings
 *
 * @adev: amdgpu_device pointer
 *
 * Test an IB (Indirect Buffer) on each ring.
 * If the test fails, disable the ring.
 * Returns 0 on success, error if the primary GFX ring
 * IB test fails.
 */
int amdgpu_ib_ring_tests(struct amdgpu_device *adev)
{
	unsigned i;
310
	int r, ret = 0;
A
Alex Deucher 已提交
311 312 313 314 315 316 317

	for (i = 0; i < AMDGPU_MAX_RINGS; ++i) {
		struct amdgpu_ring *ring = adev->rings[i];

		if (!ring || !ring->ready)
			continue;

318
		r = amdgpu_ring_test_ib(ring, AMDGPU_IB_TEST_TIMEOUT);
A
Alex Deucher 已提交
319 320 321 322 323 324 325 326 327 328 329 330
		if (r) {
			ring->ready = false;

			if (ring == &adev->gfx.gfx_ring[0]) {
				/* oh, oh, that's really bad */
				DRM_ERROR("amdgpu: failed testing IB on GFX ring (%d).\n", r);
				adev->accel_working = false;
				return r;

			} else {
				/* still not good, but we can live with it */
				DRM_ERROR("amdgpu: failed testing IB on ring %d (%d).\n", i, r);
331
				ret = r;
A
Alex Deucher 已提交
332 333 334
			}
		}
	}
335
	return ret;
A
Alex Deucher 已提交
336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354
}

/*
 * Debugfs info
 */
#if defined(CONFIG_DEBUG_FS)

static int amdgpu_debugfs_sa_info(struct seq_file *m, void *data)
{
	struct drm_info_node *node = (struct drm_info_node *) m->private;
	struct drm_device *dev = node->minor->dev;
	struct amdgpu_device *adev = dev->dev_private;

	amdgpu_sa_bo_dump_debug_info(&adev->ring_tmp_bo, m);

	return 0;

}

355
static const struct drm_info_list amdgpu_debugfs_sa_list[] = {
A
Alex Deucher 已提交
356 357 358 359 360 361 362 363 364 365 366 367 368
	{"amdgpu_sa_info", &amdgpu_debugfs_sa_info, 0, NULL},
};

#endif

static int amdgpu_debugfs_sa_init(struct amdgpu_device *adev)
{
#if defined(CONFIG_DEBUG_FS)
	return amdgpu_debugfs_add_files(adev, amdgpu_debugfs_sa_list, 1);
#else
	return 0;
#endif
}