i8259.c 9.2 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Code to handle x86 style IRQs plus some generic interrupt stuff.
 *
 * Copyright (C) 1992 Linus Torvalds
 * Copyright (C) 1994 - 2000 Ralf Baechle
 */
#include <linux/delay.h>
#include <linux/init.h>
#include <linux/ioport.h>
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/spinlock.h>
#include <linux/sysdev.h>

#include <asm/i8259.h>
#include <asm/io.h>

/*
 * This is the 'legacy' 8259A Programmable Interrupt Controller,
 * present in the majority of PC/AT boxes.
 * plus some generic x86 specific things if generic specifics makes
 * any sense at all.
 * this file should become arch/i386/kernel/irq.c when the old irq.c
 * moves to arch independent land
 */

31
static int i8259A_auto_eoi = -1;
32
DEFINE_RAW_SPINLOCK(i8259A_lock);
Y
Yoichi Yuasa 已提交
33 34 35 36
static void disable_8259A_irq(unsigned int irq);
static void enable_8259A_irq(unsigned int irq);
static void mask_and_ack_8259A(unsigned int irq);
static void init_8259A(int auto_eoi);
L
Linus Torvalds 已提交
37

38 39 40
static struct irq_chip i8259A_chip = {
	.name		= "XT-PIC",
	.mask		= disable_8259A_irq,
41
	.disable	= disable_8259A_irq,
42 43
	.unmask		= enable_8259A_irq,
	.mask_ack	= mask_and_ack_8259A,
44 45 46
#ifdef CONFIG_MIPS_MT_SMTC_IRQAFF
	.set_affinity	= plat_set_irq_affinity,
#endif /* CONFIG_MIPS_MT_SMTC_IRQAFF */
L
Linus Torvalds 已提交
47 48 49 50 51 52 53 54 55 56 57
};

/*
 * 8259A PIC functions to handle ISA devices:
 */

/*
 * This contains the irq mask for both 8259A irq controllers,
 */
static unsigned int cached_irq_mask = 0xffff;

58 59
#define cached_master_mask	(cached_irq_mask)
#define cached_slave_mask	(cached_irq_mask >> 8)
L
Linus Torvalds 已提交
60

Y
Yoichi Yuasa 已提交
61
static void disable_8259A_irq(unsigned int irq)
L
Linus Torvalds 已提交
62
{
63
	unsigned int mask;
L
Linus Torvalds 已提交
64 65
	unsigned long flags;

66 67
	irq -= I8259A_IRQ_BASE;
	mask = 1 << irq;
68
	raw_spin_lock_irqsave(&i8259A_lock, flags);
L
Linus Torvalds 已提交
69 70
	cached_irq_mask |= mask;
	if (irq & 8)
71
		outb(cached_slave_mask, PIC_SLAVE_IMR);
L
Linus Torvalds 已提交
72
	else
73
		outb(cached_master_mask, PIC_MASTER_IMR);
74
	raw_spin_unlock_irqrestore(&i8259A_lock, flags);
L
Linus Torvalds 已提交
75 76
}

Y
Yoichi Yuasa 已提交
77
static void enable_8259A_irq(unsigned int irq)
L
Linus Torvalds 已提交
78
{
79
	unsigned int mask;
L
Linus Torvalds 已提交
80 81
	unsigned long flags;

82 83
	irq -= I8259A_IRQ_BASE;
	mask = ~(1 << irq);
84
	raw_spin_lock_irqsave(&i8259A_lock, flags);
L
Linus Torvalds 已提交
85 86
	cached_irq_mask &= mask;
	if (irq & 8)
87
		outb(cached_slave_mask, PIC_SLAVE_IMR);
L
Linus Torvalds 已提交
88
	else
89
		outb(cached_master_mask, PIC_MASTER_IMR);
90
	raw_spin_unlock_irqrestore(&i8259A_lock, flags);
L
Linus Torvalds 已提交
91 92 93 94
}

int i8259A_irq_pending(unsigned int irq)
{
95
	unsigned int mask;
L
Linus Torvalds 已提交
96 97 98
	unsigned long flags;
	int ret;

99 100
	irq -= I8259A_IRQ_BASE;
	mask = 1 << irq;
101
	raw_spin_lock_irqsave(&i8259A_lock, flags);
L
Linus Torvalds 已提交
102
	if (irq < 8)
103
		ret = inb(PIC_MASTER_CMD) & mask;
L
Linus Torvalds 已提交
104
	else
105
		ret = inb(PIC_SLAVE_CMD) & (mask >> 8);
106
	raw_spin_unlock_irqrestore(&i8259A_lock, flags);
L
Linus Torvalds 已提交
107 108 109 110 111 112 113

	return ret;
}

void make_8259A_irq(unsigned int irq)
{
	disable_irq_nosync(irq);
114
	set_irq_chip_and_handler(irq, &i8259A_chip, handle_level_irq);
L
Linus Torvalds 已提交
115 116 117 118 119 120 121 122 123 124 125 126 127 128 129
	enable_irq(irq);
}

/*
 * This function assumes to be called rarely. Switching between
 * 8259A registers is slow.
 * This has to be protected by the irq controller spinlock
 * before being called.
 */
static inline int i8259A_irq_real(unsigned int irq)
{
	int value;
	int irqmask = 1 << irq;

	if (irq < 8) {
130
		outb(0x0B, PIC_MASTER_CMD);	/* ISR register */
131
		value = inb(PIC_MASTER_CMD) & irqmask;
132
		outb(0x0A, PIC_MASTER_CMD);	/* back to the IRR register */
L
Linus Torvalds 已提交
133 134
		return value;
	}
135
	outb(0x0B, PIC_SLAVE_CMD);	/* ISR register */
136
	value = inb(PIC_SLAVE_CMD) & (irqmask >> 8);
137
	outb(0x0A, PIC_SLAVE_CMD);	/* back to the IRR register */
L
Linus Torvalds 已提交
138 139 140 141 142 143 144 145 146
	return value;
}

/*
 * Careful! The 8259A is a fragile beast, it pretty
 * much _has_ to be done exactly like this (mask it
 * first, _then_ send the EOI, and the order of EOI
 * to the two 8259s is important!
 */
Y
Yoichi Yuasa 已提交
147
static void mask_and_ack_8259A(unsigned int irq)
L
Linus Torvalds 已提交
148
{
149
	unsigned int irqmask;
L
Linus Torvalds 已提交
150 151
	unsigned long flags;

152 153
	irq -= I8259A_IRQ_BASE;
	irqmask = 1 << irq;
154
	raw_spin_lock_irqsave(&i8259A_lock, flags);
L
Linus Torvalds 已提交
155
	/*
156 157 158 159
	 * Lightweight spurious IRQ detection. We do not want
	 * to overdo spurious IRQ handling - it's usually a sign
	 * of hardware problems, so we only do the checks we can
	 * do without slowing down good hardware unnecessarily.
L
Linus Torvalds 已提交
160
	 *
161 162 163 164 165 166 167 168
	 * Note that IRQ7 and IRQ15 (the two spurious IRQs
	 * usually resulting from the 8259A-1|2 PICs) occur
	 * even if the IRQ is masked in the 8259A. Thus we
	 * can check spurious 8259A IRQs without doing the
	 * quite slow i8259A_irq_real() call for every IRQ.
	 * This does not cover 100% of spurious interrupts,
	 * but should be enough to warn the user that there
	 * is something bad going on ...
L
Linus Torvalds 已提交
169 170 171 172 173 174 175
	 */
	if (cached_irq_mask & irqmask)
		goto spurious_8259A_irq;
	cached_irq_mask |= irqmask;

handle_real_irq:
	if (irq & 8) {
176 177
		inb(PIC_SLAVE_IMR);	/* DUMMY - (do we need this?) */
		outb(cached_slave_mask, PIC_SLAVE_IMR);
178 179
		outb(0x60+(irq&7), PIC_SLAVE_CMD);/* 'Specific EOI' to slave */
		outb(0x60+PIC_CASCADE_IR, PIC_MASTER_CMD); /* 'Specific EOI' to master-IRQ2 */
L
Linus Torvalds 已提交
180
	} else {
181 182
		inb(PIC_MASTER_IMR);	/* DUMMY - (do we need this?) */
		outb(cached_master_mask, PIC_MASTER_IMR);
183
		outb(0x60+irq, PIC_MASTER_CMD);	/* 'Specific EOI to master */
L
Linus Torvalds 已提交
184
	}
185
	smtc_im_ack_irq(irq);
186
	raw_spin_unlock_irqrestore(&i8259A_lock, flags);
L
Linus Torvalds 已提交
187 188 189 190 191 192 193 194 195 196 197 198 199 200
	return;

spurious_8259A_irq:
	/*
	 * this is the slow path - should happen rarely.
	 */
	if (i8259A_irq_real(irq))
		/*
		 * oops, the IRQ _is_ in service according to the
		 * 8259A - not spurious, go handle it.
		 */
		goto handle_real_irq;

	{
201
		static int spurious_irq_mask;
L
Linus Torvalds 已提交
202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221
		/*
		 * At this point we can be sure the IRQ is spurious,
		 * lets ACK and report it. [once per IRQ]
		 */
		if (!(spurious_irq_mask & irqmask)) {
			printk(KERN_DEBUG "spurious 8259A interrupt: IRQ%d.\n", irq);
			spurious_irq_mask |= irqmask;
		}
		atomic_inc(&irq_err_count);
		/*
		 * Theoretically we do not have to handle this IRQ,
		 * but in Linux this does not cause problems and is
		 * simpler for us.
		 */
		goto handle_real_irq;
	}
}

static int i8259A_resume(struct sys_device *dev)
{
222 223
	if (i8259A_auto_eoi >= 0)
		init_8259A(i8259A_auto_eoi);
224 225 226 227 228 229 230 231 232
	return 0;
}

static int i8259A_shutdown(struct sys_device *dev)
{
	/* Put the i8259A into a quiescent state that
	 * the kernel initialization code can get it
	 * out of.
	 */
233 234 235 236
	if (i8259A_auto_eoi >= 0) {
		outb(0xff, PIC_MASTER_IMR);	/* mask all of 8259A-1 */
		outb(0xff, PIC_SLAVE_IMR);	/* mask all of 8259A-1 */
	}
L
Linus Torvalds 已提交
237 238 239 240
	return 0;
}

static struct sysdev_class i8259_sysdev_class = {
241
	.name = "i8259",
L
Linus Torvalds 已提交
242
	.resume = i8259A_resume,
243
	.shutdown = i8259A_shutdown,
L
Linus Torvalds 已提交
244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260
};

static struct sys_device device_i8259A = {
	.id	= 0,
	.cls	= &i8259_sysdev_class,
};

static int __init i8259A_init_sysfs(void)
{
	int error = sysdev_class_register(&i8259_sysdev_class);
	if (!error)
		error = sysdev_register(&device_i8259A);
	return error;
}

device_initcall(i8259A_init_sysfs);

Y
Yoichi Yuasa 已提交
261
static void init_8259A(int auto_eoi)
L
Linus Torvalds 已提交
262 263 264
{
	unsigned long flags;

265 266
	i8259A_auto_eoi = auto_eoi;

267
	raw_spin_lock_irqsave(&i8259A_lock, flags);
L
Linus Torvalds 已提交
268

269 270
	outb(0xff, PIC_MASTER_IMR);	/* mask all of 8259A-1 */
	outb(0xff, PIC_SLAVE_IMR);	/* mask all of 8259A-2 */
L
Linus Torvalds 已提交
271 272 273 274

	/*
	 * outb_p - this has to work on a wide range of PC hardware.
	 */
275 276 277 278 279 280 281 282 283 284 285 286
	outb_p(0x11, PIC_MASTER_CMD);	/* ICW1: select 8259A-1 init */
	outb_p(I8259A_IRQ_BASE + 0, PIC_MASTER_IMR);	/* ICW2: 8259A-1 IR0 mapped to I8259A_IRQ_BASE + 0x00 */
	outb_p(1U << PIC_CASCADE_IR, PIC_MASTER_IMR);	/* 8259A-1 (the master) has a slave on IR2 */
	if (auto_eoi)	/* master does Auto EOI */
		outb_p(MASTER_ICW4_DEFAULT | PIC_ICW4_AEOI, PIC_MASTER_IMR);
	else		/* master expects normal EOI */
		outb_p(MASTER_ICW4_DEFAULT, PIC_MASTER_IMR);

	outb_p(0x11, PIC_SLAVE_CMD);	/* ICW1: select 8259A-2 init */
	outb_p(I8259A_IRQ_BASE + 8, PIC_SLAVE_IMR);	/* ICW2: 8259A-2 IR0 mapped to I8259A_IRQ_BASE + 0x08 */
	outb_p(PIC_CASCADE_IR, PIC_SLAVE_IMR);	/* 8259A-2 is a slave on master's IR2 */
	outb_p(SLAVE_ICW4_DEFAULT, PIC_SLAVE_IMR); /* (slave's support for AEOI in flat mode is to be investigated) */
L
Linus Torvalds 已提交
287 288
	if (auto_eoi)
		/*
289
		 * In AEOI mode we just have to mask the interrupt
L
Linus Torvalds 已提交
290 291
		 * when acking.
		 */
292
		i8259A_chip.mask_ack = disable_8259A_irq;
L
Linus Torvalds 已提交
293
	else
294
		i8259A_chip.mask_ack = mask_and_ack_8259A;
L
Linus Torvalds 已提交
295 296 297

	udelay(100);		/* wait for 8259A to initialize */

298 299
	outb(cached_master_mask, PIC_MASTER_IMR); /* restore master IRQ mask */
	outb(cached_slave_mask, PIC_SLAVE_IMR);	  /* restore slave IRQ mask */
L
Linus Torvalds 已提交
300

301
	raw_spin_unlock_irqrestore(&i8259A_lock, flags);
L
Linus Torvalds 已提交
302 303 304 305 306 307
}

/*
 * IRQ2 is cascade interrupt to second interrupt controller
 */
static struct irqaction irq2 = {
308 309
	.handler = no_action,
	.name = "cascade",
L
Linus Torvalds 已提交
310 311 312
};

static struct resource pic1_io_resource = {
313 314 315 316
	.name = "pic1",
	.start = PIC_MASTER_CMD,
	.end = PIC_MASTER_IMR,
	.flags = IORESOURCE_BUSY
L
Linus Torvalds 已提交
317 318 319
};

static struct resource pic2_io_resource = {
320 321 322 323
	.name = "pic2",
	.start = PIC_SLAVE_CMD,
	.end = PIC_SLAVE_IMR,
	.flags = IORESOURCE_BUSY
L
Linus Torvalds 已提交
324 325 326 327
};

/*
 * On systems with i8259-style interrupt controllers we assume for
R
Ralf Baechle 已提交
328
 * driver compatibility reasons interrupts 0 - 15 to be the i8259
L
Linus Torvalds 已提交
329 330
 * interrupts even if the hardware uses a different interrupt numbering.
 */
331
void __init init_i8259_irqs(void)
L
Linus Torvalds 已提交
332 333 334
{
	int i;

335 336
	insert_resource(&ioport_resource, &pic1_io_resource);
	insert_resource(&ioport_resource, &pic2_io_resource);
L
Linus Torvalds 已提交
337 338 339

	init_8259A(0);

340
	for (i = I8259A_IRQ_BASE; i < I8259A_IRQ_BASE + 16; i++) {
341
		set_irq_chip_and_handler(i, &i8259A_chip, handle_level_irq);
342 343
		set_irq_probe(i);
	}
L
Linus Torvalds 已提交
344

345
	setup_irq(I8259A_IRQ_BASE + PIC_CASCADE_IR, &irq2);
L
Linus Torvalds 已提交
346
}