Kconfig 3.9 KB
Newer Older
1
# SPDX-License-Identifier: GPL-2.0
L
Linus Torvalds 已提交
2 3 4 5
#
# PCI Express Port Bus Configuration
#
config PCIEPORTBUS
6
	bool "PCI Express Port Bus support"
L
Linus Torvalds 已提交
7 8 9 10 11 12 13 14 15 16 17
	depends on PCI
	help
	  This automatically enables PCI Express Port Bus support. Users can
	  choose Native Hot-Plug support, Advanced Error Reporting support,
	  Power Management Event support and Virtual Channel support to run
	  on PCI Express Ports (Root or Switch).

#
# Include service Kconfig here
#
config HOTPLUG_PCI_PCIE
18
	bool "PCI Express Hotplug driver"
L
Linus Torvalds 已提交
19 20 21 22 23 24 25
	depends on HOTPLUG_PCI && PCIEPORTBUS
	help
	  Say Y here if you have a motherboard that supports PCI Express Native
	  Hotplug

	  When in doubt, say N.

26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61
config PCIEAER
	bool "Root Port Advanced Error Reporting support"
	depends on PCIEPORTBUS
	select RAS
	default y
	help
	  This enables PCI Express Root Port Advanced Error Reporting
	  (AER) driver support. Error reporting messages sent to Root
	  Port will be handled by PCI Express AER driver.

config PCIEAER_INJECT
	tristate "PCIe AER error injector support"
	depends on PCIEAER
	default n
	help
	  This enables PCI Express Root Port Advanced Error Reporting
	  (AER) software error injector.

	  Debugging PCIe AER code is quite difficult because it is hard
	  to trigger various real hardware errors. Software based
	  error injection can fake almost all kinds of errors with the
	  help of a user space helper tool aer-inject, which can be
	  gotten from:
	     http://www.kernel.org/pub/linux/utils/pci/aer-inject/

#
# PCI Express ECRC
#
config PCIE_ECRC
	bool "PCI Express ECRC settings control"
	depends on PCIEAER
	help
	  Used to override firmware/bios settings for PCI Express ECRC
	  (transaction layer end-to-end CRC checking).

	  When in doubt, say N.
S
Shaohua Li 已提交
62 63 64 65 66

#
# PCI Express ASPM
#
config PCIEASPM
67
	bool "PCI Express ASPM control" if EXPERT
68 69
	depends on PCI && PCIEPORTBUS
	default y
S
Shaohua Li 已提交
70
	help
71 72 73
	  This enables OS control over PCI Express ASPM (Active State
	  Power Management) and Clock Power Management. ASPM supports
	  state L0/L0s/L1.
S
Shaohua Li 已提交
74

75
	  ASPM is initially set up by the firmware. With this option enabled,
76 77 78 79 80 81 82
	  Linux can modify this state in order to disable ASPM on known-bad
	  hardware or configurations and enable it when known-safe.

	  ASPM can be disabled or enabled at runtime via
	  /sys/module/pcie_aspm/parameters/policy

	  When in doubt, say Y.
83

S
Shaohua Li 已提交
84 85 86 87 88 89 90
config PCIEASPM_DEBUG
	bool "Debug PCI Express ASPM"
	depends on PCIEASPM
	default n
	help
	  This enables PCI Express ASPM debug support. It will add per-device
	  interface to control ASPM.
91

92 93 94 95 96 97
choice
	prompt "Default ASPM policy"
	default PCIEASPM_DEFAULT
	depends on PCIEASPM

config PCIEASPM_DEFAULT
98
	bool "BIOS default"
99 100 101 102 103
	depends on PCIEASPM
	help
	  Use the BIOS defaults for PCI Express ASPM.

config PCIEASPM_POWERSAVE
104
	bool "Powersave"
105 106 107 108 109
	depends on PCIEASPM
	help
	  Enable PCI Express ASPM L0s and L1 where possible, even if the
	  BIOS did not.

110 111 112 113 114 115 116 117
config PCIEASPM_POWER_SUPERSAVE
	bool "Power Supersave"
	depends on PCIEASPM
	help
	  Same as PCIEASPM_POWERSAVE, except it also enables L1 substates where
	  possible. This would result in higher power savings while staying in L1
	  where the components support it.

118
config PCIEASPM_PERFORMANCE
119
	bool "Performance"
120 121 122 123 124
	depends on PCIEASPM
	help
	  Disable PCI Express ASPM L0s and L1, even if the BIOS enabled them.
endchoice

125 126
config PCIE_PME
	def_bool y
127
	depends on PCIEPORTBUS && PM
128 129

config PCIE_DPC
130
	bool "PCIe Downstream Port Containment support"
131
	depends on PCIEPORTBUS && PCIEAER
132 133 134 135 136 137 138
	default n
	help
	  This enables PCI Express Downstream Port Containment (DPC)
	  driver support.  DPC events from Root and Downstream ports
	  will be handled by the DPC driver.  If your system doesn't
	  have this capability or you do not want to use this feature,
	  it is safe to answer N.
139 140 141 142 143 144 145 146 147 148 149

config PCIE_PTM
	bool "PCIe Precision Time Measurement support"
	default n
	depends on PCIEPORTBUS
	help
	  This enables PCI Express Precision Time Measurement (PTM)
	  support.

	  This is only useful if you have devices that support PTM, but it
	  is safe to enable even if you don't.