init.c 6.7 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3 4 5
/*
 * arch/sh/kernel/cpu/init.c
 *
 * CPU init code
 *
6
 * Copyright (C) 2002 - 2007  Paul Mundt
7
 * Copyright (C) 2003  Richard Curnow
L
Linus Torvalds 已提交
8 9 10 11 12 13 14
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */
#include <linux/init.h>
#include <linux/kernel.h>
P
Paul Mundt 已提交
15 16
#include <linux/mm.h>
#include <asm/mmu_context.h>
L
Linus Torvalds 已提交
17 18
#include <asm/processor.h>
#include <asm/uaccess.h>
19
#include <asm/page.h>
L
Linus Torvalds 已提交
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
#include <asm/system.h>
#include <asm/cacheflush.h>
#include <asm/cache.h>
#include <asm/io.h>

extern void detect_cpu_and_cache_system(void);

/*
 * Generic wrapper for command line arguments to disable on-chip
 * peripherals (nofpu, nodsp, and so forth).
 */
#define onchip_setup(x)				\
static int x##_disabled __initdata = 0;		\
						\
static int __init x##_setup(char *opts)		\
{						\
	x##_disabled = 1;			\
37
	return 1;				\
L
Linus Torvalds 已提交
38 39 40 41 42 43
}						\
__setup("no" __stringify(x), x##_setup);

onchip_setup(fpu);
onchip_setup(dsp);

44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60
#ifdef CONFIG_SPECULATIVE_EXECUTION
#define CPUOPM		0xff2f0000
#define CPUOPM_RABD	(1 << 5)

static void __init speculative_execution_init(void)
{
	/* Clear RABD */
	ctrl_outl(ctrl_inl(CPUOPM) & ~CPUOPM_RABD, CPUOPM);

	/* Flush the update */
	(void)ctrl_inl(CPUOPM);
	ctrl_barrier();
}
#else
#define speculative_execution_init()	do { } while (0)
#endif

L
Linus Torvalds 已提交
61 62 63 64 65 66 67
/*
 * Generic first-level cache init
 */
static void __init cache_init(void)
{
	unsigned long ccr, flags;

68 69 70 71 72 73 74 75 76 77 78 79 80
	/* First setup the rest of the I-cache info */
	current_cpu_data.icache.entry_mask = current_cpu_data.icache.way_incr -
				      current_cpu_data.icache.linesz;

	current_cpu_data.icache.way_size = current_cpu_data.icache.sets *
				    current_cpu_data.icache.linesz;

	/* And the D-cache too */
	current_cpu_data.dcache.entry_mask = current_cpu_data.dcache.way_incr -
				      current_cpu_data.dcache.linesz;

	current_cpu_data.dcache.way_size = current_cpu_data.dcache.sets *
				    current_cpu_data.dcache.linesz;
L
Linus Torvalds 已提交
81 82 83 84 85

	jump_to_P2();
	ccr = ctrl_inl(CCR);

	/*
86 87 88 89 90 91 92 93 94
	 * At this point we don't know whether the cache is enabled or not - a
	 * bootloader may have enabled it.  There are at least 2 things that
	 * could be dirty in the cache at this point:
	 * 1. kernel command line set up by boot loader
	 * 2. spilled registers from the prolog of this function
	 * => before re-initialising the cache, we must do a purge of the whole
	 * cache out to memory for safety.  As long as nothing is spilled
	 * during the loop to lines that have already been done, this is safe.
	 * - RPC
L
Linus Torvalds 已提交
95 96 97 98
	 */
	if (ccr & CCR_CACHE_ENABLE) {
		unsigned long ways, waysize, addrstart;

99
		waysize = current_cpu_data.dcache.sets;
L
Linus Torvalds 已提交
100

101
#ifdef CCR_CACHE_ORA
L
Linus Torvalds 已提交
102 103 104 105 106 107
		/*
		 * If the OC is already in RAM mode, we only have
		 * half of the entries to flush..
		 */
		if (ccr & CCR_CACHE_ORA)
			waysize >>= 1;
108
#endif
L
Linus Torvalds 已提交
109

110
		waysize <<= current_cpu_data.dcache.entry_shift;
L
Linus Torvalds 已提交
111 112 113 114 115 116 117

#ifdef CCR_CACHE_EMODE
		/* If EMODE is not set, we only have 1 way to flush. */
		if (!(ccr & CCR_CACHE_EMODE))
			ways = 1;
		else
#endif
118
			ways = current_cpu_data.dcache.ways;
L
Linus Torvalds 已提交
119 120 121 122 123 124 125

		addrstart = CACHE_OC_ADDRESS_ARRAY;
		do {
			unsigned long addr;

			for (addr = addrstart;
			     addr < addrstart + waysize;
126
			     addr += current_cpu_data.dcache.linesz)
L
Linus Torvalds 已提交
127 128
				ctrl_outl(0, addr);

129
			addrstart += current_cpu_data.dcache.way_incr;
L
Linus Torvalds 已提交
130 131 132 133 134 135 136 137 138 139 140
		} while (--ways);
	}

	/*
	 * Default CCR values .. enable the caches
	 * and invalidate them immediately..
	 */
	flags = CCR_CACHE_ENABLE | CCR_CACHE_INVALIDATE;

#ifdef CCR_CACHE_EMODE
	/* Force EMODE if possible */
141
	if (current_cpu_data.dcache.ways > 1)
L
Linus Torvalds 已提交
142
		flags |= CCR_CACHE_EMODE;
143 144
	else
		flags &= ~CCR_CACHE_EMODE;
L
Linus Torvalds 已提交
145 146 147 148 149 150 151 152 153 154 155 156 157
#endif

#ifdef CONFIG_SH_WRITETHROUGH
	/* Turn on Write-through caching */
	flags |= CCR_CACHE_WT;
#else
	/* .. or default to Write-back */
	flags |= CCR_CACHE_CB;
#endif

#ifdef CONFIG_SH_OCRAM
	/* Turn on OCRAM -- halve the OC */
	flags |= CCR_CACHE_ORA;
158
	current_cpu_data.dcache.sets >>= 1;
159

160 161
	current_cpu_data.dcache.way_size = current_cpu_data.dcache.sets *
				    current_cpu_data.dcache.linesz;
L
Linus Torvalds 已提交
162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202
#endif

	ctrl_outl(flags, CCR);
	back_to_P1();
}

#ifdef CONFIG_SH_DSP
static void __init release_dsp(void)
{
	unsigned long sr;

	/* Clear SR.DSP bit */
	__asm__ __volatile__ (
		"stc\tsr, %0\n\t"
		"and\t%1, %0\n\t"
		"ldc\t%0, sr\n\t"
		: "=&r" (sr)
		: "r" (~SR_DSP)
	);
}

static void __init dsp_init(void)
{
	unsigned long sr;

	/*
	 * Set the SR.DSP bit, wait for one instruction, and then read
	 * back the SR value.
	 */
	__asm__ __volatile__ (
		"stc\tsr, %0\n\t"
		"or\t%1, %0\n\t"
		"ldc\t%0, sr\n\t"
		"nop\n\t"
		"stc\tsr, %0\n\t"
		: "=&r" (sr)
		: "r" (SR_DSP)
	);

	/* If the DSP bit is still set, this CPU has a DSP */
	if (sr & SR_DSP)
203
		current_cpu_data.flags |= CPU_HAS_DSP;
L
Linus Torvalds 已提交
204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230

	/* Now that we've determined the DSP status, clear the DSP bit. */
	release_dsp();
}
#endif /* CONFIG_SH_DSP */

/**
 * sh_cpu_init
 *
 * This is our initial entry point for each CPU, and is invoked on the boot
 * CPU prior to calling start_kernel(). For SMP, a combination of this and
 * start_secondary() will bring up each processor to a ready state prior
 * to hand forking the idle loop.
 *
 * We do all of the basic processor init here, including setting up the
 * caches, FPU, DSP, kicking the UBC, etc. By the time start_kernel() is
 * hit (and subsequently platform_setup()) things like determining the
 * CPU subtype and initial configuration will all be done.
 *
 * Each processor family is still responsible for doing its own probing
 * and cache configuration in detect_cpu_and_cache_system().
 */
asmlinkage void __init sh_cpu_init(void)
{
	/* First, probe the CPU */
	detect_cpu_and_cache_system();

231 232 233
	if (current_cpu_data.type == CPU_SH_NONE)
		panic("Unknown CPU");

L
Linus Torvalds 已提交
234 235 236
	/* Init the cache */
	cache_init();

237
	shm_align_mask = max_t(unsigned long,
238
			       current_cpu_data.dcache.way_size - 1,
239 240
			       PAGE_SIZE - 1);

L
Linus Torvalds 已提交
241 242 243
	/* Disable the FPU */
	if (fpu_disabled) {
		printk("FPU Disabled\n");
244
		current_cpu_data.flags &= ~CPU_HAS_FPU;
L
Linus Torvalds 已提交
245 246 247 248
		disable_fpu();
	}

	/* FPU initialization */
249
	if ((current_cpu_data.flags & CPU_HAS_FPU)) {
L
Linus Torvalds 已提交
250 251 252 253
		clear_thread_flag(TIF_USEDFPU);
		clear_used_math();
	}

P
Paul Mundt 已提交
254 255 256 257 258 259
	/*
	 * Initialize the per-CPU ASID cache very early, since the
	 * TLB flushing routines depend on this being setup.
	 */
	current_cpu_data.asid_cache = NO_CONTEXT;

L
Linus Torvalds 已提交
260 261 262 263 264 265 266
#ifdef CONFIG_SH_DSP
	/* Probe for DSP */
	dsp_init();

	/* Disable the DSP */
	if (dsp_disabled) {
		printk("DSP Disabled\n");
267
		current_cpu_data.flags &= ~CPU_HAS_DSP;
L
Linus Torvalds 已提交
268 269 270 271 272 273 274 275 276 277 278 279 280
		release_dsp();
	}
#endif

#ifdef CONFIG_UBC_WAKEUP
	/*
	 * Some brain-damaged loaders decided it would be a good idea to put
	 * the UBC to sleep. This causes some issues when it comes to things
	 * like PTRACE_SINGLESTEP or doing hardware watchpoints in GDB.  So ..
	 * we wake it up and hope that all is well.
	 */
	ubc_wakeup();
#endif
281 282

	speculative_execution_init();
L
Linus Torvalds 已提交
283
}