exynos5440.dtsi 4.9 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
/*
 * SAMSUNG EXYNOS5440 SoC device tree source
 *
 * Copyright (c) 2012 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

/include/ "skeleton.dtsi"

/ {
	compatible = "samsung,exynos5440";

	interrupt-parent = <&gic>;

19 20 21 22
	aliases {
		spi0 = &spi_0;
	};

23 24 25 26 27 28
	clock: clock-controller@0x160000 {
		compatible = "samsung,exynos5440-clock";
		reg = <0x160000 0x1000>;
		#clock-cells = <1>;
	};

29 30 31 32
	gic:interrupt-controller@2E0000 {
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
33 34 35 36 37
		reg =	<0x2E1000 0x1000>,
			<0x2E2000 0x1000>,
			<0x2E4000 0x2000>,
			<0x2E6000 0x2000>;
		interrupts = <1 9 0xf04>;
38 39 40
	};

	cpus {
41 42 43
		#address-cells = <1>;
		#size-cells = <0>;

44 45
		cpu@0 {
			compatible = "arm,cortex-a15";
46
			reg = <0>;
47 48 49
		};
		cpu@1 {
			compatible = "arm,cortex-a15";
50
			reg = <1>;
51 52 53
		};
		cpu@2 {
			compatible = "arm,cortex-a15";
54
			reg = <2>;
55 56 57
		};
		cpu@3 {
			compatible = "arm,cortex-a15";
58
			reg = <3>;
59 60 61
		};
	};

62 63 64 65 66 67 68 69
	arm-pmu {
		compatible = "arm,cortex-a15-pmu", "arm,cortex-a9-pmu";
		interrupts = <0 52 4>,
			     <0 53 4>,
			     <0 54 4>,
			     <0 55 4>;
	};

70 71 72 73 74 75 76 77 78 79
	timer {
		compatible = "arm,cortex-a15-timer",
			     "arm,armv7-timer";
		interrupts = <1 13 0xf08>,
			     <1 14 0xf08>,
			     <1 11 0xf08>,
			     <1 10 0xf08>;
		clock-frequency = <50000000>;
	};

80 81 82 83 84 85 86 87 88 89 90 91
	cpufreq@160000 {
		compatible = "samsung,exynos5440-cpufreq";
		reg = <0x160000 0x1000>;
		interrupts = <0 57 0>;
		operating-points = <
				/* KHz	  uV */
				1200000 1025000
				1000000 975000
				800000  925000
		>;
	};

92 93 94 95
	serial@B0000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0xB0000 0x1000>;
		interrupts = <0 2 0>;
96 97
		clocks = <&clock 21>, <&clock 21>;
		clock-names = "uart", "clk_uart_baud0";
98 99 100 101 102 103
	};

	serial@C0000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0xC0000 0x1000>;
		interrupts = <0 3 0>;
104 105
		clocks = <&clock 21>, <&clock 21>;
		clock-names = "uart", "clk_uart_baud0";
106 107
	};

108 109 110
	spi_0: spi@D0000 {
		compatible = "samsung,exynos5440-spi";
		reg = <0xD0000 0x100>;
111 112 113
		interrupts = <0 4 0>;
		#address-cells = <1>;
		#size-cells = <0>;
114 115
		samsung,spi-src-clk = <0>;
		num-cs = <1>;
116 117
		clocks = <&clock 21>, <&clock 16>;
		clock-names = "spi", "spi_busclk0";
118 119 120
	};

	pinctrl {
121
		compatible = "samsung,exynos5440-pinctrl";
122
		reg = <0xE0000 0x1000>;
123 124
		interrupts = <0 37 0>, <0 38 0>, <0 39 0>, <0 40 0>,
			     <0 41 0>, <0 42 0>, <0 43 0>, <0 44 0>;
125 126
		interrupt-controller;
		#interrupt-cells = <2>;
127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143
		#gpio-cells = <2>;

		fan: fan {
			samsung,exynos5440-pin-function = <1>;
		};

		hdd_led0: hdd_led0 {
			samsung,exynos5440-pin-function = <2>;
		};

		hdd_led1: hdd_led1 {
			samsung,exynos5440-pin-function = <3>;
		};

		uart1: uart1 {
			samsung,exynos5440-pin-function = <4>;
		};
144 145 146
	};

	i2c@F0000 {
147
		compatible = "samsung,exynos5440-i2c";
148 149 150 151
		reg = <0xF0000 0x1000>;
		interrupts = <0 5 0>;
		#address-cells = <1>;
		#size-cells = <0>;
152 153
		clocks = <&clock 21>;
		clock-names = "i2c";
154 155 156
	};

	i2c@100000 {
157
		compatible = "samsung,exynos5440-i2c";
158 159 160 161
		reg = <0x100000 0x1000>;
		interrupts = <0 6 0>;
		#address-cells = <1>;
		#size-cells = <0>;
162 163
		clocks = <&clock 21>;
		clock-names = "i2c";
164 165 166 167 168 169
	};

	watchdog {
		compatible = "samsung,s3c2410-wdt";
		reg = <0x110000 0x1000>;
		interrupts = <0 1 0>;
170 171
		clocks = <&clock 21>;
		clock-names = "watchdog";
172 173
	};

174 175 176 177 178 179 180
	gmac: ethernet@00230000 {
		compatible = "snps,dwmac-3.70a";
		reg = <0x00230000 0x8000>;
		interrupt-parent = <&gic>;
		interrupts = <0 31 4>;
		interrupt-names = "macirq";
		phy-mode = "sgmii";
181
		clocks = <&clock 25>;
182 183 184
		clock-names = "stmmaceth";
	};

185 186 187 188 189 190 191
	amba {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "arm,amba-bus";
		interrupt-parent = <&gic>;
		ranges;

192
		pdma0: pdma@00121000 {
193
			compatible = "arm,pl330", "arm,primecell";
194 195 196
			reg = <0x121000 0x1000>;
			interrupts = <0 46 0>;
			clocks = <&clock 8>;
197
			clock-names = "apb_pclk";
198 199 200
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
201 202
		};

203
		pdma1: pdma@00120000 {
204
			compatible = "arm,pl330", "arm,primecell";
205 206 207
			reg = <0x120000 0x1000>;
			interrupts = <0 47 0>;
			clocks = <&clock 8>;
208
			clock-names = "apb_pclk";
209 210 211
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
212 213 214 215 216 217
		};
	};

	rtc {
		compatible = "samsung,s3c6410-rtc";
		reg = <0x130000 0x1000>;
218
		interrupts = <0 17 0>, <0 16 0>;
219 220
		clocks = <&clock 21>;
		clock-names = "rtc";
221
	};
222 223 224 225 226 227 228 229 230

	sata@210000 {
		compatible = "snps,exynos5440-ahci";
		reg = <0x210000 0x10000>;
		interrupts = <0 30 0>;
		clocks = <&clock 23>;
		clock-names = "sata";
	};

231 232 233 234 235 236 237 238 239 240 241 242 243 244 245
	ohci@220000 {
		compatible = "samsung,exynos5440-ohci";
		reg = <0x220000 0x1000>;
		interrupts = <0 29 0>;
		clocks = <&clock 24>;
		clock-names = "usbhost";
	};

	ehci@221000 {
		compatible = "samsung,exynos5440-ehci";
		reg = <0x221000 0x1000>;
		interrupts = <0 29 0>;
		clocks = <&clock 24>;
		clock-names = "usbhost";
	};
246
};