board-da830-evm.c 17.1 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * TI DA830/OMAP L137 EVM board
 *
 * Author: Mark A. Greer <mgreer@mvista.com>
 * Derived from: arch/arm/mach-davinci/board-dm644x-evm.c
 *
 * 2007, 2009 (c) MontaVista Software, Inc. This file is licensed under
 * the terms of the GNU General Public License version 2. This program
 * is licensed "as is" without any warranty of any kind, whether express
 * or implied.
 */
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/console.h>
15
#include <linux/interrupt.h>
16
#include <linux/gpio.h>
17
#include <linux/platform_device.h>
18
#include <linux/i2c.h>
19
#include <linux/i2c/pcf857x.h>
20
#include <linux/platform_data/at24.h>
21 22
#include <linux/mtd/mtd.h>
#include <linux/mtd/partitions.h>
23 24
#include <linux/spi/spi.h>
#include <linux/spi/flash.h>
25 26 27 28 29
#include <linux/platform_data/gpio-davinci.h>
#include <linux/platform_data/mtd-davinci.h>
#include <linux/platform_data/mtd-davinci-aemif.h>
#include <linux/platform_data/spi-davinci.h>
#include <linux/platform_data/usb-davinci.h>
30 31 32 33

#include <asm/mach-types.h>
#include <asm/mach/arch.h>

34
#include <mach/common.h>
35
#include "cp_intc.h"
36
#include <mach/mux.h>
37 38
#include <mach/da8xx.h>

39
#define DA830_EVM_PHY_ID		""
40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78
/*
 * USB1 VBUS is controlled by GPIO1[15], over-current is reported on GPIO2[4].
 */
#define ON_BD_USB_DRV	GPIO_TO_PIN(1, 15)
#define ON_BD_USB_OVC	GPIO_TO_PIN(2, 4)

static const short da830_evm_usb11_pins[] = {
	DA830_GPIO1_15, DA830_GPIO2_4,
	-1
};

static da8xx_ocic_handler_t da830_evm_usb_ocic_handler;

static int da830_evm_usb_set_power(unsigned port, int on)
{
	gpio_set_value(ON_BD_USB_DRV, on);
	return 0;
}

static int da830_evm_usb_get_power(unsigned port)
{
	return gpio_get_value(ON_BD_USB_DRV);
}

static int da830_evm_usb_get_oci(unsigned port)
{
	return !gpio_get_value(ON_BD_USB_OVC);
}

static irqreturn_t da830_evm_usb_ocic_irq(int, void *);

static int da830_evm_usb_ocic_notify(da8xx_ocic_handler_t handler)
{
	int irq 	= gpio_to_irq(ON_BD_USB_OVC);
	int error	= 0;

	if (handler != NULL) {
		da830_evm_usb_ocic_handler = handler;

79
		error = request_irq(irq, da830_evm_usb_ocic_irq,
80 81 82
				    IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING,
				    "OHCI over-current indicator", NULL);
		if (error)
83 84
			pr_err("%s: could not request IRQ to watch over-current indicator changes\n",
			       __func__);
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115
	} else
		free_irq(irq, NULL);

	return error;
}

static struct da8xx_ohci_root_hub da830_evm_usb11_pdata = {
	.set_power	= da830_evm_usb_set_power,
	.get_power	= da830_evm_usb_get_power,
	.get_oci	= da830_evm_usb_get_oci,
	.ocic_notify	= da830_evm_usb_ocic_notify,

	/* TPS2065 switch @ 5V */
	.potpgt		= (3 + 1) / 2,	/* 3 ms max */
};

static irqreturn_t da830_evm_usb_ocic_irq(int irq, void *dev_id)
{
	da830_evm_usb_ocic_handler(&da830_evm_usb11_pdata, 1);
	return IRQ_HANDLED;
}

static __init void da830_evm_usb_init(void)
{
	u32 cfgchip2;
	int ret;

	/*
	 * Set up USB clock/mode in the CFGCHIP2 register.
	 * FYI:  CFGCHIP2 is 0x0000ef00 initially.
	 */
116
	cfgchip2 = __raw_readl(DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP2_REG));
117 118 119 120 121 122 123 124 125 126 127 128 129

	/* USB2.0 PHY reference clock is 24 MHz */
	cfgchip2 &= ~CFGCHIP2_REFFREQ;
	cfgchip2 |=  CFGCHIP2_REFFREQ_24MHZ;

	/*
	 * Select internal reference clock for USB 2.0 PHY
	 * and use it as a clock source for USB 1.1 PHY
	 * (this is the default setting anyway).
	 */
	cfgchip2 &= ~CFGCHIP2_USB1PHYCLKMUX;
	cfgchip2 |=  CFGCHIP2_USB2PHYCLKMUX;

S
Sergei Shtylyov 已提交
130 131 132 133 134 135 136 137 138 139 140 141 142
	/*
	 * We have to override VBUS/ID signals when MUSB is configured into the
	 * host-only mode -- ID pin will float if no cable is connected, so the
	 * controller won't be able to drive VBUS thinking that it's a B-device.
	 * Otherwise, we want to use the OTG mode and enable VBUS comparators.
	 */
	cfgchip2 &= ~CFGCHIP2_OTGMODE;
#ifdef	CONFIG_USB_MUSB_HOST
	cfgchip2 |=  CFGCHIP2_FORCE_HOST;
#else
	cfgchip2 |=  CFGCHIP2_SESENDEN | CFGCHIP2_VBDTCTEN;
#endif

143
	__raw_writel(cfgchip2, DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP2_REG));
144

S
Sergei Shtylyov 已提交
145 146 147
	/* USB_REFCLKIN is not used. */
	ret = davinci_cfg_reg(DA830_USB0_DRVVBUS);
	if (ret)
148
		pr_warn("%s: USB 2.0 PinMux setup failed: %d\n", __func__, ret);
S
Sergei Shtylyov 已提交
149 150 151 152 153 154 155
	else {
		/*
		 * TPS2065 switch @ 5V supplies 1 A (sustains 1.5 A),
		 * with the power on to power good time of 3 ms.
		 */
		ret = da8xx_register_usb20(1000, 3);
		if (ret)
156 157
			pr_warn("%s: USB 2.0 registration failed: %d\n",
				__func__, ret);
S
Sergei Shtylyov 已提交
158 159
	}

160
	ret = davinci_cfg_reg_list(da830_evm_usb11_pins);
161
	if (ret) {
162
		pr_warn("%s: USB 1.1 PinMux setup failed: %d\n", __func__, ret);
163 164 165 166 167
		return;
	}

	ret = gpio_request(ON_BD_USB_DRV, "ON_BD_USB_DRV");
	if (ret) {
168 169
		pr_err("%s: failed to request GPIO for USB 1.1 port power control: %d\n",
		       __func__, ret);
170 171 172 173 174 175
		return;
	}
	gpio_direction_output(ON_BD_USB_DRV, 0);

	ret = gpio_request(ON_BD_USB_OVC, "ON_BD_USB_OVC");
	if (ret) {
176 177
		pr_err("%s: failed to request GPIO for USB 1.1 port over-current indicator: %d\n",
		       __func__, ret);
178 179 180 181 182 183
		return;
	}
	gpio_direction_input(ON_BD_USB_OVC);

	ret = da8xx_register_usb11(&da830_evm_usb11_pdata);
	if (ret)
184
		pr_warn("%s: USB 1.1 registration failed: %d\n", __func__, ret);
185 186
}

187 188 189 190 191 192 193 194
static const short da830_evm_mcasp1_pins[] = {
	DA830_AHCLKX1, DA830_ACLKX1, DA830_AFSX1, DA830_AHCLKR1, DA830_AFSR1,
	DA830_AMUTE1, DA830_AXR1_0, DA830_AXR1_1, DA830_AXR1_2, DA830_AXR1_5,
	DA830_ACLKR1, DA830_AXR1_6, DA830_AXR1_7, DA830_AXR1_8, DA830_AXR1_10,
	DA830_AXR1_11,
	-1
};

195 196 197 198 199 200 201 202 203 204 205 206 207
static u8 da830_iis_serializer_direction[] = {
	RX_MODE,	INACTIVE_MODE,	INACTIVE_MODE,	INACTIVE_MODE,
	INACTIVE_MODE,	TX_MODE,	INACTIVE_MODE,	INACTIVE_MODE,
	INACTIVE_MODE,	INACTIVE_MODE,	INACTIVE_MODE,	INACTIVE_MODE,
};

static struct snd_platform_data da830_evm_snd_data = {
	.tx_dma_offset  = 0x2000,
	.rx_dma_offset  = 0x2000,
	.op_mode        = DAVINCI_MCASP_IIS_MODE,
	.num_serializer = ARRAY_SIZE(da830_iis_serializer_direction),
	.tdm_slots      = 2,
	.serial_dir     = da830_iis_serializer_direction,
208
	.asp_chan_q     = EVENTQ_0,
209 210 211 212 213
	.version	= MCASP_VERSION_2,
	.txnumevt	= 1,
	.rxnumevt	= 1,
};

214 215 216 217 218 219 220 221 222 223 224 225
/*
 * GPIO2[1] is used as MMC_SD_WP and GPIO2[2] as MMC_SD_INS.
 */
static const short da830_evm_mmc_sd_pins[] = {
	DA830_MMCSD_DAT_0, DA830_MMCSD_DAT_1, DA830_MMCSD_DAT_2,
	DA830_MMCSD_DAT_3, DA830_MMCSD_DAT_4, DA830_MMCSD_DAT_5,
	DA830_MMCSD_DAT_6, DA830_MMCSD_DAT_7, DA830_MMCSD_CLK,
	DA830_MMCSD_CMD,   DA830_GPIO2_1,     DA830_GPIO2_2,
	-1
};

#define DA830_MMCSD_WP_PIN		GPIO_TO_PIN(2, 1)
226
#define DA830_MMCSD_CD_PIN		GPIO_TO_PIN(2, 2)
227 228 229 230 231 232

static int da830_evm_mmc_get_ro(int index)
{
	return gpio_get_value(DA830_MMCSD_WP_PIN);
}

233 234 235 236 237
static int da830_evm_mmc_get_cd(int index)
{
	return !gpio_get_value(DA830_MMCSD_CD_PIN);
}

238 239
static struct davinci_mmc_config da830_evm_mmc_config = {
	.get_ro			= da830_evm_mmc_get_ro,
240
	.get_cd			= da830_evm_mmc_get_cd,
241
	.wires			= 8,
242 243
	.max_freq		= 50000000,
	.caps			= MMC_CAP_MMC_HIGHSPEED | MMC_CAP_SD_HIGHSPEED,
244 245 246 247 248 249
};

static inline void da830_evm_init_mmc(void)
{
	int ret;

250
	ret = davinci_cfg_reg_list(da830_evm_mmc_sd_pins);
251
	if (ret) {
252
		pr_warn("%s: mmc/sd mux setup failed: %d\n", __func__, ret);
253 254 255 256 257
		return;
	}

	ret = gpio_request(DA830_MMCSD_WP_PIN, "MMC WP");
	if (ret) {
258 259
		pr_warn("%s: can not open GPIO %d\n",
			__func__, DA830_MMCSD_WP_PIN);
260 261 262 263
		return;
	}
	gpio_direction_input(DA830_MMCSD_WP_PIN);

264 265
	ret = gpio_request(DA830_MMCSD_CD_PIN, "MMC CD\n");
	if (ret) {
266 267
		pr_warn("%s: can not open GPIO %d\n",
			__func__, DA830_MMCSD_CD_PIN);
268 269 270 271
		return;
	}
	gpio_direction_input(DA830_MMCSD_CD_PIN);

272 273
	ret = da8xx_register_mmcsd0(&da830_evm_mmc_config);
	if (ret) {
274
		pr_warn("%s: mmc/sd registration failed: %d\n", __func__, ret);
275 276 277 278
		gpio_free(DA830_MMCSD_WP_PIN);
	}
}

279 280 281 282 283 284 285 286 287 288 289 290 291 292
/*
 * UI board NAND/NOR flashes only use 8-bit data bus.
 */
static const short da830_evm_emif25_pins[] = {
	DA830_EMA_D_0, DA830_EMA_D_1, DA830_EMA_D_2, DA830_EMA_D_3,
	DA830_EMA_D_4, DA830_EMA_D_5, DA830_EMA_D_6, DA830_EMA_D_7,
	DA830_EMA_A_0, DA830_EMA_A_1, DA830_EMA_A_2, DA830_EMA_A_3,
	DA830_EMA_A_4, DA830_EMA_A_5, DA830_EMA_A_6, DA830_EMA_A_7,
	DA830_EMA_A_8, DA830_EMA_A_9, DA830_EMA_A_10, DA830_EMA_A_11,
	DA830_EMA_A_12, DA830_EMA_BA_0, DA830_EMA_BA_1, DA830_NEMA_WE,
	DA830_NEMA_CS_2, DA830_NEMA_CS_3, DA830_NEMA_OE, DA830_EMA_WAIT_0,
	-1
};

293
#define HAS_MMC		IS_ENABLED(CONFIG_MMC_DAVINCI)
294

295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352
#ifdef CONFIG_DA830_UI_NAND
static struct mtd_partition da830_evm_nand_partitions[] = {
	/* bootloader (U-Boot, etc) in first sector */
	[0] = {
		.name		= "bootloader",
		.offset		= 0,
		.size		= SZ_128K,
		.mask_flags	= MTD_WRITEABLE,	/* force read-only */
	},
	/* bootloader params in the next sector */
	[1] = {
		.name		= "params",
		.offset		= MTDPART_OFS_APPEND,
		.size		= SZ_128K,
		.mask_flags	= MTD_WRITEABLE,	/* force read-only */
	},
	/* kernel */
	[2] = {
		.name		= "kernel",
		.offset		= MTDPART_OFS_APPEND,
		.size		= SZ_2M,
		.mask_flags	= 0,
	},
	/* file system */
	[3] = {
		.name		= "filesystem",
		.offset		= MTDPART_OFS_APPEND,
		.size		= MTDPART_SIZ_FULL,
		.mask_flags	= 0,
	}
};

/* flash bbt decriptors */
static uint8_t da830_evm_nand_bbt_pattern[] = { 'B', 'b', 't', '0' };
static uint8_t da830_evm_nand_mirror_pattern[] = { '1', 't', 'b', 'B' };

static struct nand_bbt_descr da830_evm_nand_bbt_main_descr = {
	.options	= NAND_BBT_LASTBLOCK | NAND_BBT_CREATE |
			  NAND_BBT_WRITE | NAND_BBT_2BIT |
			  NAND_BBT_VERSION | NAND_BBT_PERCHIP,
	.offs		= 2,
	.len		= 4,
	.veroffs	= 16,
	.maxblocks	= 4,
	.pattern	= da830_evm_nand_bbt_pattern
};

static struct nand_bbt_descr da830_evm_nand_bbt_mirror_descr = {
	.options	= NAND_BBT_LASTBLOCK | NAND_BBT_CREATE |
			  NAND_BBT_WRITE | NAND_BBT_2BIT |
			  NAND_BBT_VERSION | NAND_BBT_PERCHIP,
	.offs		= 2,
	.len		= 4,
	.veroffs	= 16,
	.maxblocks	= 4,
	.pattern	= da830_evm_nand_mirror_pattern
};

353 354 355 356 357 358 359 360 361 362
static struct davinci_aemif_timing da830_evm_nandflash_timing = {
	.wsetup         = 24,
	.wstrobe        = 21,
	.whold          = 14,
	.rsetup         = 19,
	.rstrobe        = 50,
	.rhold          = 0,
	.ta             = 20,
};

363 364 365 366 367
static struct davinci_nand_pdata da830_evm_nand_pdata = {
	.parts		= da830_evm_nand_partitions,
	.nr_parts	= ARRAY_SIZE(da830_evm_nand_partitions),
	.ecc_mode	= NAND_ECC_HW,
	.ecc_bits	= 4,
368
	.bbt_options	= NAND_BBT_USE_FLASH,
369 370
	.bbt_td		= &da830_evm_nand_bbt_main_descr,
	.bbt_md		= &da830_evm_nand_bbt_mirror_descr,
371
	.timing         = &da830_evm_nandflash_timing,
372 373 374 375
};

static struct resource da830_evm_nand_resources[] = {
	[0] = {		/* First memory resource is NAND I/O window */
376 377
		.start	= DA8XX_AEMIF_CS3_BASE,
		.end	= DA8XX_AEMIF_CS3_BASE + PAGE_SIZE - 1,
378 379 380
		.flags	= IORESOURCE_MEM,
	},
	[1] = {		/* Second memory resource is AEMIF control registers */
381 382
		.start	= DA8XX_AEMIF_CTL_BASE,
		.end	= DA8XX_AEMIF_CTL_BASE + SZ_32K - 1,
383 384 385 386 387 388 389 390 391 392 393 394 395
		.flags	= IORESOURCE_MEM,
	},
};

static struct platform_device da830_evm_nand_device = {
	.name		= "davinci_nand",
	.id		= 1,
	.dev		= {
		.platform_data	= &da830_evm_nand_pdata,
	},
	.num_resources	= ARRAY_SIZE(da830_evm_nand_resources),
	.resource	= da830_evm_nand_resources,
};
396

397
static inline void da830_evm_init_nand(int mux_mode)
398 399 400
{
	int ret;

401
	if (HAS_MMC) {
402 403
		pr_warn("WARNING: both MMC/SD and NAND are enabled, but they share AEMIF pins\n"
			"\tDisable MMC/SD for NAND support\n");
404 405 406
		return;
	}

407
	ret = davinci_cfg_reg_list(da830_evm_emif25_pins);
408
	if (ret)
409
		pr_warn("%s: emif25 mux setup failed: %d\n", __func__, ret);
410 411 412

	ret = platform_device_register(&da830_evm_nand_device);
	if (ret)
413
		pr_warn("%s: NAND device not registered\n", __func__);
414

415
	if (davinci_aemif_setup(&da830_evm_nand_device))
416
		pr_warn("%s: Cannot configure AEMIF\n", __func__);
417

418
	gpio_direction_output(mux_mode, 1);
419 420
}
#else
421
static inline void da830_evm_init_nand(int mux_mode) { }
422 423
#endif

424
#ifdef CONFIG_DA830_UI_LCD
425
static inline void da830_evm_init_lcdc(int mux_mode)
426 427 428
{
	int ret;

429
	ret = davinci_cfg_reg_list(da830_lcdcntl_pins);
430
	if (ret)
431
		pr_warn("%s: lcdcntl mux setup failed: %d\n", __func__, ret);
432 433 434

	ret = da8xx_register_lcdc(&sharp_lcd035q3dg01_pdata);
	if (ret)
435
		pr_warn("%s: lcd setup failed: %d\n", __func__, ret);
436 437

	gpio_direction_output(mux_mode, 0);
438 439
}
#else
440
static inline void da830_evm_init_lcdc(int mux_mode) { }
441
#endif
442

443 444 445 446 447 448 449 450
static struct at24_platform_data da830_evm_i2c_eeprom_info = {
	.byte_len	= SZ_256K / 8,
	.page_size	= 64,
	.flags		= AT24_FLAG_ADDR16,
	.setup		= davinci_get_mac_addr,
	.context	= (void *)0x7f00,
};

451 452
static int __init da830_evm_ui_expander_setup(struct i2c_client *client,
		int gpio, unsigned ngpio, void *context)
453 454 455
{
	gpio_request(gpio + 6, "UI MUX_MODE");

456 457 458
	/* Drive mux mode low to match the default without UI card */
	gpio_direction_output(gpio + 6, 0);

459 460 461 462 463 464 465 466 467 468 469 470 471 472
	da830_evm_init_lcdc(gpio + 6);

	da830_evm_init_nand(gpio + 6);

	return 0;
}

static int da830_evm_ui_expander_teardown(struct i2c_client *client, int gpio,
		unsigned ngpio, void *context)
{
	gpio_free(gpio + 6);
	return 0;
}

473
static struct pcf857x_platform_data __initdata da830_evm_ui_expander_info = {
474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497
	.gpio_base	= DAVINCI_N_GPIO,
	.setup		= da830_evm_ui_expander_setup,
	.teardown	= da830_evm_ui_expander_teardown,
};

static struct i2c_board_info __initdata da830_evm_i2c_devices[] = {
	{
		I2C_BOARD_INFO("24c256", 0x50),
		.platform_data	= &da830_evm_i2c_eeprom_info,
	},
	{
		I2C_BOARD_INFO("tlv320aic3x", 0x18),
	},
	{
		I2C_BOARD_INFO("pcf8574", 0x3f),
		.platform_data	= &da830_evm_ui_expander_info,
	},
};

static struct davinci_i2c_platform_data da830_evm_i2c_0_pdata = {
	.bus_freq	= 100,	/* kHz */
	.bus_delay	= 0,	/* usec */
};

498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527
/*
 * The following EDMA channels/slots are not being used by drivers (for
 * example: Timer, GPIO, UART events etc) on da830/omap-l137 EVM, hence
 * they are being reserved for codecs on the DSP side.
 */
static const s16 da830_dma_rsv_chans[][2] = {
	/* (offset, number) */
	{ 8,  2},
	{12,  2},
	{24,  4},
	{30,  2},
	{-1, -1}
};

static const s16 da830_dma_rsv_slots[][2] = {
	/* (offset, number) */
	{ 8,  2},
	{12,  2},
	{24,  4},
	{30, 26},
	{-1, -1}
};

static struct edma_rsv_info da830_edma_rsv[] = {
	{
		.rsv_chans	= da830_dma_rsv_chans,
		.rsv_slots	= da830_dma_rsv_slots,
	},
};

528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585
static struct mtd_partition da830evm_spiflash_part[] = {
	[0] = {
		.name = "DSP-UBL",
		.offset = 0,
		.size = SZ_8K,
		.mask_flags = MTD_WRITEABLE,
	},
	[1] = {
		.name = "ARM-UBL",
		.offset = MTDPART_OFS_APPEND,
		.size = SZ_16K + SZ_8K,
		.mask_flags = MTD_WRITEABLE,
	},
	[2] = {
		.name = "U-Boot",
		.offset = MTDPART_OFS_APPEND,
		.size = SZ_256K - SZ_32K,
		.mask_flags = MTD_WRITEABLE,
	},
	[3] = {
		.name = "U-Boot-Environment",
		.offset = MTDPART_OFS_APPEND,
		.size = SZ_16K,
		.mask_flags = 0,
	},
	[4] = {
		.name = "Kernel",
		.offset = MTDPART_OFS_APPEND,
		.size = MTDPART_SIZ_FULL,
		.mask_flags = 0,
	},
};

static struct flash_platform_data da830evm_spiflash_data = {
	.name		= "m25p80",
	.parts		= da830evm_spiflash_part,
	.nr_parts	= ARRAY_SIZE(da830evm_spiflash_part),
	.type		= "w25x32",
};

static struct davinci_spi_config da830evm_spiflash_cfg = {
	.io_type	= SPI_IO_TYPE_DMA,
	.c2tdelay	= 8,
	.t2cdelay	= 8,
};

static struct spi_board_info da830evm_spi_info[] = {
	{
		.modalias		= "m25p80",
		.platform_data		= &da830evm_spiflash_data,
		.controller_data	= &da830evm_spiflash_cfg,
		.mode			= SPI_MODE_0,
		.max_speed_hz		= 30000000,
		.bus_num		= 0,
		.chip_select		= 0,
	},
};

586 587 588 589 590
static __init void da830_evm_init(void)
{
	struct davinci_soc_info *soc_info = &davinci_soc_info;
	int ret;

591 592
	ret = da830_register_gpio();
	if (ret)
593
		pr_warn("%s: GPIO init failed: %d\n", __func__, ret);
594

595
	ret = da830_register_edma(da830_edma_rsv);
596
	if (ret)
597
		pr_warn("%s: edma registration failed: %d\n", __func__, ret);
598

599
	ret = davinci_cfg_reg_list(da830_i2c0_pins);
600
	if (ret)
601
		pr_warn("%s: i2c0 mux setup failed: %d\n", __func__, ret);
602 603 604

	ret = da8xx_register_i2c(0, &da830_evm_i2c_0_pdata);
	if (ret)
605
		pr_warn("%s: i2c0 registration failed: %d\n", __func__, ret);
606

607 608
	da830_evm_usb_init();

609
	soc_info->emac_pdata->rmii_en = 1;
610
	soc_info->emac_pdata->phy_id = DA830_EVM_PHY_ID;
611

612
	ret = davinci_cfg_reg_list(da830_cpgmac_pins);
613
	if (ret)
614
		pr_warn("%s: cpgmac mux setup failed: %d\n", __func__, ret);
615 616 617

	ret = da8xx_register_emac();
	if (ret)
618
		pr_warn("%s: emac registration failed: %d\n", __func__, ret);
619 620 621

	ret = da8xx_register_watchdog();
	if (ret)
622 623
		pr_warn("%s: watchdog registration failed: %d\n",
			__func__, ret);
624

625
	davinci_serial_init(da8xx_serial_device);
626 627
	i2c_register_board_info(1, da830_evm_i2c_devices,
			ARRAY_SIZE(da830_evm_i2c_devices));
628

629
	ret = davinci_cfg_reg_list(da830_evm_mcasp1_pins);
630
	if (ret)
631
		pr_warn("%s: mcasp1 mux setup failed: %d\n", __func__, ret);
632

633
	da8xx_register_mcasp(1, &da830_evm_snd_data);
634 635

	da830_evm_init_mmc();
636

637 638
	ret = da8xx_register_rtc();
	if (ret)
639
		pr_warn("%s: rtc setup failed: %d\n", __func__, ret);
640

641 642 643
	ret = spi_register_board_info(da830evm_spi_info,
				      ARRAY_SIZE(da830evm_spi_info));
	if (ret)
644 645
		pr_warn("%s: spi info registration failed: %d\n",
			__func__, ret);
646 647

	ret = da8xx_register_spi_bus(0, ARRAY_SIZE(da830evm_spi_info));
648
	if (ret)
649
		pr_warn("%s: spi 0 registration failed: %d\n", __func__, ret);
650 651 652 653 654
}

#ifdef CONFIG_SERIAL_8250_CONSOLE
static int __init da830_evm_console_init(void)
{
655 656 657
	if (!machine_is_davinci_da830_evm())
		return 0;

658 659 660 661 662 663 664 665 666 667
	return add_preferred_console("ttyS", 2, "115200");
}
console_initcall(da830_evm_console_init);
#endif

static void __init da830_evm_map_io(void)
{
	da830_init();
}

668
MACHINE_START(DAVINCI_DA830_EVM, "DaVinci DA830/OMAP-L137/AM17x EVM")
669
	.atag_offset	= 0x100,
670
	.map_io		= da830_evm_map_io,
671
	.init_irq	= cp_intc_init,
S
Stephen Warren 已提交
672
	.init_time	= davinci_timer_init,
673
	.init_machine	= da830_evm_init,
674
	.init_late	= davinci_init_late,
675
	.dma_zone_size	= SZ_128M,
676
	.restart	= da8xx_restart,
677
MACHINE_END