addr-map.c 5.6 KB
Newer Older
1
/*
2
 * arch/arm/mach-orion5x/addr-map.c
3
 *
4
 * Address map functions for Marvell Orion 5x SoCs
5 6 7
 *
 * Maintainer: Tzachi Perelstein <tzachi@marvell.com>
 *
L
Lennert Buytenhek 已提交
8 9
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
10 11 12 13 14
 * warranty of any kind, whether express or implied.
 */

#include <linux/kernel.h>
#include <linux/init.h>
15
#include <linux/mbus.h>
16
#include <linux/io.h>
17
#include <linux/errno.h>
18
#include <mach/hardware.h>
19 20 21 22
#include "common.h"

/*
 * The Orion has fully programable address map. There's a separate address
23
 * map for each of the device _master_ interfaces, e.g. CPU, PCI, PCIe, USB,
24 25 26 27 28 29
 * Gigabit Ethernet, DMA/XOR engines, etc. Each interface has its own
 * address decode windows that allow it to access any of the Orion resources.
 *
 * CPU address decoding --
 * Linux assumes that it is the boot loader that already setup the access to
 * DDR and internal registers.
30
 * Setup access to PCI and PCIe IO/MEM space is issued by this file.
31 32
 * Setup access to various devices located on the device bus interface (e.g.
 * flashes, RTC, etc) should be issued by machine-setup.c according to
33
 * specific board population (by using orion5x_setup_*_win()).
34 35 36 37
 *
 * Non-CPU Masters address decoding --
 * Unlike the CPU, we setup the access from Orion's master interfaces to DDR
 * banks only (the typical use case).
38
 * Setup access for each master to DDR is issued by platform device setup.
39 40 41 42 43 44
 */

/*
 * Generic Address Decode Windows bit settings
 */
#define TARGET_DDR		0
L
Lennert Buytenhek 已提交
45
#define TARGET_DEV_BUS		1
46 47
#define TARGET_PCI		3
#define TARGET_PCIE		4
48
#define TARGET_SRAM		9
49 50
#define ATTR_PCIE_MEM		0x59
#define ATTR_PCIE_IO		0x51
51
#define ATTR_PCIE_WA		0x79
52 53 54 55 56 57
#define ATTR_PCI_MEM		0x59
#define ATTR_PCI_IO		0x51
#define ATTR_DEV_CS0		0x1e
#define ATTR_DEV_CS1		0x1d
#define ATTR_DEV_CS2		0x1b
#define ATTR_DEV_BOOT		0xf
58
#define ATTR_SRAM		0x0
59 60

/*
L
Lennert Buytenhek 已提交
61
 * Helpers to get DDR bank info
62
 */
63
#define ORION5X_DDR_REG(x)	(ORION5X_DDR_VIRT_BASE | (x))
64 65
#define DDR_BASE_CS(n)		ORION5X_DDR_REG(0x1500 + ((n) << 3))
#define DDR_SIZE_CS(n)		ORION5X_DDR_REG(0x1504 + ((n) << 3))
66 67 68 69

/*
 * CPU Address Decode Windows registers
 */
70
#define ORION5X_BRIDGE_REG(x)	(ORION5X_BRIDGE_VIRT_BASE | (x))
71 72 73 74
#define CPU_WIN_CTRL(n)		ORION5X_BRIDGE_REG(0x000 | ((n) << 4))
#define CPU_WIN_BASE(n)		ORION5X_BRIDGE_REG(0x004 | ((n) << 4))
#define CPU_WIN_REMAP_LO(n)	ORION5X_BRIDGE_REG(0x008 | ((n) << 4))
#define CPU_WIN_REMAP_HI(n)	ORION5X_BRIDGE_REG(0x00c | ((n) << 4))
75

76

77
struct mbus_dram_target_info orion5x_mbus_dram_info;
78
static int __initdata win_alloc_count;
79

80
static int __init orion5x_cpu_win_can_remap(int win)
81 82 83
{
	u32 dev, rev;

84
	orion5x_pcie_id(&dev, &rev);
85 86
	if ((dev == MV88F5281_DEV_ID && win < 4)
	    || (dev == MV88F5182_DEV_ID && win < 2)
87 88
	    || (dev == MV88F5181_DEV_ID && win < 2)
	    || (dev == MV88F6183_DEV_ID && win < 4))
89 90 91 92 93
		return 1;

	return 0;
}

94
static int __init setup_cpu_win(int win, u32 base, u32 size,
95
				 u8 target, u8 attr, int remap)
96
{
97 98 99
	if (win >= 8) {
		printk(KERN_ERR "setup_cpu_win: trying to allocate "
				"window %d\n", win);
100
		return -ENOSPC;
101 102
	}

103 104 105
	writel(base & 0xffff0000, CPU_WIN_BASE(win));
	writel(((size - 1) & 0xffff0000) | (attr << 8) | (target << 4) | 1,
		CPU_WIN_CTRL(win));
106

107
	if (orion5x_cpu_win_can_remap(win)) {
108 109 110
		if (remap < 0)
			remap = base;

111 112
		writel(remap & 0xffff0000, CPU_WIN_REMAP_LO(win));
		writel(0, CPU_WIN_REMAP_HI(win));
113
	}
114
	return 0;
115 116
}

117
void __init orion5x_setup_cpu_mbus_bridge(void)
118 119
{
	int i;
120
	int cs;
121 122

	/*
123
	 * First, disable and clear windows.
124
	 */
125
	for (i = 0; i < 8; i++) {
126 127
		writel(0, CPU_WIN_BASE(i));
		writel(0, CPU_WIN_CTRL(i));
128
		if (orion5x_cpu_win_can_remap(i)) {
129 130
			writel(0, CPU_WIN_REMAP_LO(i));
			writel(0, CPU_WIN_REMAP_HI(i));
131 132 133 134
		}
	}

	/*
135
	 * Setup windows for PCI+PCIe IO+MEM space.
136
	 */
137 138 139 140 141
	setup_cpu_win(0, ORION5X_PCIE_IO_PHYS_BASE, ORION5X_PCIE_IO_SIZE,
		TARGET_PCIE, ATTR_PCIE_IO, ORION5X_PCIE_IO_BUS_BASE);
	setup_cpu_win(1, ORION5X_PCI_IO_PHYS_BASE, ORION5X_PCI_IO_SIZE,
		TARGET_PCI, ATTR_PCI_IO, ORION5X_PCI_IO_BUS_BASE);
	setup_cpu_win(2, ORION5X_PCIE_MEM_PHYS_BASE, ORION5X_PCIE_MEM_SIZE,
142
		TARGET_PCIE, ATTR_PCIE_MEM, -1);
143
	setup_cpu_win(3, ORION5X_PCI_MEM_PHYS_BASE, ORION5X_PCI_MEM_SIZE,
144
		TARGET_PCI, ATTR_PCI_MEM, -1);
145
	win_alloc_count = 4;
146 147 148 149

	/*
	 * Setup MBUS dram target info.
	 */
150
	orion5x_mbus_dram_info.mbus_dram_target_id = TARGET_DDR;
151 152 153 154 155 156 157 158 159 160 161

	for (i = 0, cs = 0; i < 4; i++) {
		u32 base = readl(DDR_BASE_CS(i));
		u32 size = readl(DDR_SIZE_CS(i));

		/*
		 * Chip select enabled?
		 */
		if (size & 1) {
			struct mbus_dram_window *w;

162
			w = &orion5x_mbus_dram_info.cs[cs++];
163 164
			w->cs_index = i;
			w->mbus_attr = 0xf & ~(1 << i);
165 166
			w->base = base & 0xffff0000;
			w->size = (size | 0x0000ffff) + 1;
167 168
		}
	}
169
	orion5x_mbus_dram_info.num_cs = cs;
170 171
}

172
void __init orion5x_setup_dev_boot_win(u32 base, u32 size)
173
{
174 175
	setup_cpu_win(win_alloc_count++, base, size,
		      TARGET_DEV_BUS, ATTR_DEV_BOOT, -1);
176 177
}

178
void __init orion5x_setup_dev0_win(u32 base, u32 size)
179
{
180 181
	setup_cpu_win(win_alloc_count++, base, size,
		      TARGET_DEV_BUS, ATTR_DEV_CS0, -1);
182 183
}

184
void __init orion5x_setup_dev1_win(u32 base, u32 size)
185
{
186 187
	setup_cpu_win(win_alloc_count++, base, size,
		      TARGET_DEV_BUS, ATTR_DEV_CS1, -1);
188 189
}

190
void __init orion5x_setup_dev2_win(u32 base, u32 size)
191
{
192 193
	setup_cpu_win(win_alloc_count++, base, size,
		      TARGET_DEV_BUS, ATTR_DEV_CS2, -1);
194 195
}

196
void __init orion5x_setup_pcie_wa_win(u32 base, u32 size)
197
{
198 199
	setup_cpu_win(win_alloc_count++, base, size,
		      TARGET_PCIE, ATTR_PCIE_WA, -1);
200
}
201 202 203

int __init orion5x_setup_sram_win(void)
{
204
	return setup_cpu_win(win_alloc_count++, ORION5X_SRAM_PHYS_BASE,
205 206
			ORION5X_SRAM_SIZE, TARGET_SRAM, ATTR_SRAM, -1);
}