op_model_amd.c 15.1 KB
Newer Older
1
/*
2
 * @file op_model_amd.c
3
 * athlon / K7 / K8 / Family 10h model-specific MSR operations
L
Linus Torvalds 已提交
4
 *
5
 * @remark Copyright 2002-2009 OProfile authors
L
Linus Torvalds 已提交
6 7 8 9 10
 * @remark Read the file COPYING
 *
 * @author John Levon
 * @author Philippe Elie
 * @author Graydon Hoare
11
 * @author Robert Richter <robert.richter@amd.com>
12 13 14
 * @author Barry Kasindorf <barry.kasindorf@amd.com>
 * @author Jason Yeh <jason.yeh@amd.com>
 * @author Suravee Suthikulpanit <suravee.suthikulpanit@amd.com>
15
 */
L
Linus Torvalds 已提交
16 17

#include <linux/oprofile.h>
18 19
#include <linux/device.h>
#include <linux/pci.h>
20
#include <linux/percpu.h>
21

L
Linus Torvalds 已提交
22 23
#include <asm/ptrace.h>
#include <asm/msr.h>
24
#include <asm/nmi.h>
25
#include <asm/apic.h>
26 27
#include <asm/processor.h>
#include <asm/cpufeature.h>
28

L
Linus Torvalds 已提交
29 30 31
#include "op_x86_model.h"
#include "op_counter.h"

32
#define NUM_COUNTERS 4
33 34 35 36 37 38
#ifdef CONFIG_OPROFILE_EVENT_MULTIPLEX
#define NUM_VIRT_COUNTERS 32
#else
#define NUM_VIRT_COUNTERS NUM_COUNTERS
#endif

39
#define OP_EVENT_MASK			0x0FFF
40
#define OP_CTR_OVERFLOW			(1ULL<<31)
41 42

#define MSR_AMD_EVENTSEL_RESERVED	((0xFFFFFCF0ULL<<32)|(1ULL<<21))
L
Linus Torvalds 已提交
43

44
static unsigned long reset_value[NUM_VIRT_COUNTERS];
45

46 47
#define IBS_FETCH_SIZE			6
#define IBS_OP_SIZE			12
48

49
static u32 ibs_caps;
50 51 52 53 54 55 56 57 58 59 60

struct op_ibs_config {
	unsigned long op_enabled;
	unsigned long fetch_enabled;
	unsigned long max_cnt_fetch;
	unsigned long max_cnt_op;
	unsigned long rand_en;
	unsigned long dispatched_ops;
};

static struct op_ibs_config ibs_config;
61
static u64 ibs_op_ctl;
62

63 64 65 66
/*
 * IBS cpuid feature detection
 */

67
#define IBS_CPUID_FEATURES		0x8000001b
68 69 70 71 72

/*
 * Same bit mask as for IBS cpuid feature flags (Fn8000_001B_EAX), but
 * bit 0 is used to indicate the existence of IBS.
 */
73 74 75 76 77 78 79 80 81 82
#define IBS_CAPS_AVAIL			(1U<<0)
#define IBS_CAPS_RDWROPCNT		(1U<<3)
#define IBS_CAPS_OPCNT			(1U<<4)

/*
 * IBS APIC setup
 */
#define IBSCTL				0x1cc
#define IBSCTL_LVT_OFFSET_VALID		(1ULL<<8)
#define IBSCTL_LVT_OFFSET_MASK		0x0F
83

84 85 86 87 88 89 90
/*
 * IBS randomization macros
 */
#define IBS_RANDOM_BITS			12
#define IBS_RANDOM_MASK			((1ULL << IBS_RANDOM_BITS) - 1)
#define IBS_RANDOM_MAXCNT_OFFSET	(1ULL << (IBS_RANDOM_BITS - 5))

91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111
static u32 get_ibs_caps(void)
{
	u32 ibs_caps;
	unsigned int max_level;

	if (!boot_cpu_has(X86_FEATURE_IBS))
		return 0;

	/* check IBS cpuid feature flags */
	max_level = cpuid_eax(0x80000000);
	if (max_level < IBS_CPUID_FEATURES)
		return IBS_CAPS_AVAIL;

	ibs_caps = cpuid_eax(IBS_CPUID_FEATURES);
	if (!(ibs_caps & IBS_CAPS_AVAIL))
		/* cpuid flags not valid */
		return IBS_CAPS_AVAIL;

	return ibs_caps;
}

112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134
/*
 * 16-bit Linear Feedback Shift Register (LFSR)
 *
 *                       16   14   13    11
 * Feedback polynomial = X  + X  + X  +  X  + 1
 */
static unsigned int lfsr_random(void)
{
	static unsigned int lfsr_value = 0xF00D;
	unsigned int bit;

	/* Compute next bit to shift in */
	bit = ((lfsr_value >> 0) ^
	       (lfsr_value >> 2) ^
	       (lfsr_value >> 3) ^
	       (lfsr_value >> 5)) & 0x0001;

	/* Advance to next register value */
	lfsr_value = (lfsr_value >> 1) | (bit << 15);

	return lfsr_value;
}

135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166
/*
 * IBS software randomization
 *
 * The IBS periodic op counter is randomized in software. The lower 12
 * bits of the 20 bit counter are randomized. IbsOpCurCnt is
 * initialized with a 12 bit random value.
 */
static inline u64 op_amd_randomize_ibs_op(u64 val)
{
	unsigned int random = lfsr_random();

	if (!(ibs_caps & IBS_CAPS_RDWROPCNT))
		/*
		 * Work around if the hw can not write to IbsOpCurCnt
		 *
		 * Randomize the lower 8 bits of the 16 bit
		 * IbsOpMaxCnt [15:0] value in the range of -128 to
		 * +127 by adding/subtracting an offset to the
		 * maximum count (IbsOpMaxCnt).
		 *
		 * To avoid over or underflows and protect upper bits
		 * starting at bit 16, the initial value for
		 * IbsOpMaxCnt must fit in the range from 0x0081 to
		 * 0xff80.
		 */
		val += (s8)(random >> 4);
	else
		val |= (u64)(random & IBS_RANDOM_MASK) << 32;

	return val;
}

167
static inline void
168 169
op_amd_handle_ibs(struct pt_regs * const regs,
		  struct op_msrs const * const msrs)
L
Linus Torvalds 已提交
170
{
171
	u64 val, ctl;
172
	struct op_entry entry;
L
Linus Torvalds 已提交
173

174
	if (!ibs_caps)
175
		return;
L
Linus Torvalds 已提交
176

177
	if (ibs_config.fetch_enabled) {
178 179 180 181
		rdmsrl(MSR_AMD64_IBSFETCHCTL, ctl);
		if (ctl & IBS_FETCH_VAL) {
			rdmsrl(MSR_AMD64_IBSFETCHLINAD, val);
			oprofile_write_reserve(&entry, regs, val,
182
					       IBS_FETCH_CODE, IBS_FETCH_SIZE);
183 184
			oprofile_add_data64(&entry, val);
			oprofile_add_data64(&entry, ctl);
185
			rdmsrl(MSR_AMD64_IBSFETCHPHYSAD, val);
186
			oprofile_add_data64(&entry, val);
187
			oprofile_write_commit(&entry);
188

R
Robert Richter 已提交
189
			/* reenable the IRQ */
190
			ctl &= ~(IBS_FETCH_VAL | IBS_FETCH_CNT);
191 192
			ctl |= IBS_FETCH_ENABLE;
			wrmsrl(MSR_AMD64_IBSFETCHCTL, ctl);
193 194 195
		}
	}

196
	if (ibs_config.op_enabled) {
197 198 199 200
		rdmsrl(MSR_AMD64_IBSOPCTL, ctl);
		if (ctl & IBS_OP_VAL) {
			rdmsrl(MSR_AMD64_IBSOPRIP, val);
			oprofile_write_reserve(&entry, regs, val,
201
					       IBS_OP_CODE, IBS_OP_SIZE);
202
			oprofile_add_data64(&entry, val);
203
			rdmsrl(MSR_AMD64_IBSOPDATA, val);
204
			oprofile_add_data64(&entry, val);
205
			rdmsrl(MSR_AMD64_IBSOPDATA2, val);
206
			oprofile_add_data64(&entry, val);
207
			rdmsrl(MSR_AMD64_IBSOPDATA3, val);
208
			oprofile_add_data64(&entry, val);
209
			rdmsrl(MSR_AMD64_IBSDCLINAD, val);
210
			oprofile_add_data64(&entry, val);
211
			rdmsrl(MSR_AMD64_IBSDCPHYSAD, val);
212
			oprofile_add_data64(&entry, val);
213
			oprofile_write_commit(&entry);
214 215

			/* reenable the IRQ */
216
			ctl = op_amd_randomize_ibs_op(ibs_op_ctl);
217
			wrmsrl(MSR_AMD64_IBSOPCTL, ctl);
218 219
		}
	}
L
Linus Torvalds 已提交
220 221
}

222 223
static inline void op_amd_start_ibs(void)
{
224
	u64 val;
225 226 227 228 229

	if (!ibs_caps)
		return;

	if (ibs_config.fetch_enabled) {
230
		val = (ibs_config.max_cnt_fetch >> 4) & IBS_FETCH_MAX_CNT;
231 232 233
		val |= ibs_config.rand_en ? IBS_FETCH_RAND_EN : 0;
		val |= IBS_FETCH_ENABLE;
		wrmsrl(MSR_AMD64_IBSFETCHCTL, val);
234 235
	}

236
	if (ibs_config.op_enabled) {
237 238 239 240 241 242 243 244 245 246 247 248 249 250 251
		ibs_op_ctl = ibs_config.max_cnt_op >> 4;
		if (!(ibs_caps & IBS_CAPS_RDWROPCNT)) {
			/*
			 * IbsOpCurCnt not supported.  See
			 * op_amd_randomize_ibs_op() for details.
			 */
			ibs_op_ctl = clamp(ibs_op_ctl, 0x0081ULL, 0xFF80ULL);
		} else {
			/*
			 * The start value is randomized with a
			 * positive offset, we need to compensate it
			 * with the half of the randomized range. Also
			 * avoid underflows.
			 */
			ibs_op_ctl = min(ibs_op_ctl + IBS_RANDOM_MAXCNT_OFFSET,
252
					 IBS_OP_MAX_CNT);
253
		}
254
		if (ibs_caps & IBS_CAPS_OPCNT && ibs_config.dispatched_ops)
255 256 257
			ibs_op_ctl |= IBS_OP_CNT_CTL;
		ibs_op_ctl |= IBS_OP_ENABLE;
		val = op_amd_randomize_ibs_op(ibs_op_ctl);
258
		wrmsrl(MSR_AMD64_IBSOPCTL, val);
259 260 261 262 263
	}
}

static void op_amd_stop_ibs(void)
{
264 265 266 267
	if (!ibs_caps)
		return;

	if (ibs_config.fetch_enabled)
268
		/* clear max count and enable */
269
		wrmsrl(MSR_AMD64_IBSFETCHCTL, 0);
270

271
	if (ibs_config.op_enabled)
272
		/* clear max count and enable */
273
		wrmsrl(MSR_AMD64_IBSOPCTL, 0);
274 275
}

276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343
static inline int eilvt_is_available(int offset)
{
	/* check if we may assign a vector */
	return !setup_APIC_eilvt(offset, 0, APIC_EILVT_MSG_NMI, 1);
}

static inline int ibs_eilvt_valid(void)
{
	u64 val;
	int offset;

	rdmsrl(MSR_AMD64_IBSCTL, val);
	if (!(val & IBSCTL_LVT_OFFSET_VALID)) {
		pr_err(FW_BUG "cpu %d, invalid IBS "
		       "interrupt offset %d (MSR%08X=0x%016llx)",
		       smp_processor_id(), offset,
		       MSR_AMD64_IBSCTL, val);
		return 0;
	}

	offset = val & IBSCTL_LVT_OFFSET_MASK;

	if (eilvt_is_available(offset))
		return !0;

	pr_err(FW_BUG "cpu %d, IBS interrupt offset %d "
	       "not available (MSR%08X=0x%016llx)",
	       smp_processor_id(), offset,
	       MSR_AMD64_IBSCTL, val);

	return 0;
}

static inline int get_ibs_offset(void)
{
	u64 val;

	rdmsrl(MSR_AMD64_IBSCTL, val);
	if (!(val & IBSCTL_LVT_OFFSET_VALID))
		return -EINVAL;

	return val & IBSCTL_LVT_OFFSET_MASK;
}

static void setup_APIC_ibs(void)
{
	int offset;

	offset = get_ibs_offset();
	if (offset < 0)
		goto failed;

	if (!setup_APIC_eilvt(offset, 0, APIC_EILVT_MSG_NMI, 0))
		return;
failed:
	pr_warn("oprofile: IBS APIC setup failed on cpu #%d\n",
		smp_processor_id());
}

static void clear_APIC_ibs(void)
{
	int offset;

	offset = get_ibs_offset();
	if (offset >= 0)
		setup_APIC_eilvt(offset, 0, APIC_EILVT_MSG_FIX, 1);
}

R
Robert Richter 已提交
344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451
#ifdef CONFIG_OPROFILE_EVENT_MULTIPLEX

static void op_mux_switch_ctrl(struct op_x86_model_spec const *model,
			       struct op_msrs const * const msrs)
{
	u64 val;
	int i;

	/* enable active counters */
	for (i = 0; i < NUM_COUNTERS; ++i) {
		int virt = op_x86_phys_to_virt(i);
		if (!reset_value[virt])
			continue;
		rdmsrl(msrs->controls[i].addr, val);
		val &= model->reserved;
		val |= op_x86_get_ctrl(model, &counter_config[virt]);
		wrmsrl(msrs->controls[i].addr, val);
	}
}

#endif

/* functions for op_amd_spec */

static void op_amd_shutdown(struct op_msrs const * const msrs)
{
	int i;

	for (i = 0; i < NUM_COUNTERS; ++i) {
		if (!msrs->counters[i].addr)
			continue;
		release_perfctr_nmi(MSR_K7_PERFCTR0 + i);
		release_evntsel_nmi(MSR_K7_EVNTSEL0 + i);
	}
}

static int op_amd_fill_in_addresses(struct op_msrs * const msrs)
{
	int i;

	for (i = 0; i < NUM_COUNTERS; i++) {
		if (!reserve_perfctr_nmi(MSR_K7_PERFCTR0 + i))
			goto fail;
		if (!reserve_evntsel_nmi(MSR_K7_EVNTSEL0 + i)) {
			release_perfctr_nmi(MSR_K7_PERFCTR0 + i);
			goto fail;
		}
		/* both registers must be reserved */
		msrs->counters[i].addr = MSR_K7_PERFCTR0 + i;
		msrs->controls[i].addr = MSR_K7_EVNTSEL0 + i;
		continue;
	fail:
		if (!counter_config[i].enabled)
			continue;
		op_x86_warn_reserved(i);
		op_amd_shutdown(msrs);
		return -EBUSY;
	}

	return 0;
}

static void op_amd_setup_ctrs(struct op_x86_model_spec const *model,
			      struct op_msrs const * const msrs)
{
	u64 val;
	int i;

	/* setup reset_value */
	for (i = 0; i < NUM_VIRT_COUNTERS; ++i) {
		if (counter_config[i].enabled
		    && msrs->counters[op_x86_virt_to_phys(i)].addr)
			reset_value[i] = counter_config[i].count;
		else
			reset_value[i] = 0;
	}

	/* clear all counters */
	for (i = 0; i < NUM_COUNTERS; ++i) {
		if (!msrs->controls[i].addr)
			continue;
		rdmsrl(msrs->controls[i].addr, val);
		if (val & ARCH_PERFMON_EVENTSEL_ENABLE)
			op_x86_warn_in_use(i);
		val &= model->reserved;
		wrmsrl(msrs->controls[i].addr, val);
		/*
		 * avoid a false detection of ctr overflows in NMI
		 * handler
		 */
		wrmsrl(msrs->counters[i].addr, -1LL);
	}

	/* enable active counters */
	for (i = 0; i < NUM_COUNTERS; ++i) {
		int virt = op_x86_phys_to_virt(i);
		if (!reset_value[virt])
			continue;

		/* setup counter registers */
		wrmsrl(msrs->counters[i].addr, -(u64)reset_value[virt]);

		/* setup control registers */
		rdmsrl(msrs->controls[i].addr, val);
		val &= model->reserved;
		val |= op_x86_get_ctrl(model, &counter_config[virt]);
		wrmsrl(msrs->controls[i].addr, val);
	}
452 453

	if (ibs_caps)
454
		setup_APIC_ibs();
455 456 457 458 459
}

static void op_amd_cpu_shutdown(void)
{
	if (ibs_caps)
460
		clear_APIC_ibs();
R
Robert Richter 已提交
461 462
}

463 464 465
static int op_amd_check_ctrs(struct pt_regs * const regs,
			     struct op_msrs const * const msrs)
{
466
	u64 val;
467 468
	int i;

469
	for (i = 0; i < NUM_COUNTERS; ++i) {
470 471
		int virt = op_x86_phys_to_virt(i);
		if (!reset_value[virt])
472
			continue;
473 474 475 476
		rdmsrl(msrs->counters[i].addr, val);
		/* bit is clear if overflowed: */
		if (val & OP_CTR_OVERFLOW)
			continue;
477 478
		oprofile_add_sample(regs, virt);
		wrmsrl(msrs->counters[i].addr, -(u64)reset_value[virt]);
479 480 481 482 483 484 485
	}

	op_amd_handle_ibs(regs, msrs);

	/* See op_model_ppro.c */
	return 1;
}
486

487
static void op_amd_start(struct op_msrs const * const msrs)
L
Linus Torvalds 已提交
488
{
489
	u64 val;
L
Linus Torvalds 已提交
490
	int i;
491

492
	for (i = 0; i < NUM_COUNTERS; ++i) {
493 494 495
		if (!reset_value[op_x86_phys_to_virt(i)])
			continue;
		rdmsrl(msrs->controls[i].addr, val);
496
		val |= ARCH_PERFMON_EVENTSEL_ENABLE;
497
		wrmsrl(msrs->controls[i].addr, val);
L
Linus Torvalds 已提交
498
	}
499

500
	op_amd_start_ibs();
L
Linus Torvalds 已提交
501 502
}

503
static void op_amd_stop(struct op_msrs const * const msrs)
L
Linus Torvalds 已提交
504
{
505
	u64 val;
L
Linus Torvalds 已提交
506 507
	int i;

R
Robert Richter 已提交
508 509 510 511
	/*
	 * Subtle: stop on all counters to avoid race with setting our
	 * pm callback
	 */
512
	for (i = 0; i < NUM_COUNTERS; ++i) {
513
		if (!reset_value[op_x86_phys_to_virt(i)])
514
			continue;
515
		rdmsrl(msrs->controls[i].addr, val);
516
		val &= ~ARCH_PERFMON_EVENTSEL_ENABLE;
517
		wrmsrl(msrs->controls[i].addr, val);
L
Linus Torvalds 已提交
518
	}
519

520
	op_amd_stop_ibs();
L
Linus Torvalds 已提交
521 522
}

523
static int setup_ibs_ctl(int ibs_eilvt_off)
524 525 526 527 528 529 530 531 532 533 534 535 536 537 538
{
	struct pci_dev *cpu_cfg;
	int nodes;
	u32 value = 0;

	nodes = 0;
	cpu_cfg = NULL;
	do {
		cpu_cfg = pci_get_device(PCI_VENDOR_ID_AMD,
					 PCI_DEVICE_ID_AMD_10H_NB_MISC,
					 cpu_cfg);
		if (!cpu_cfg)
			break;
		++nodes;
		pci_write_config_dword(cpu_cfg, IBSCTL, ibs_eilvt_off
539
				       | IBSCTL_LVT_OFFSET_VALID);
540
		pci_read_config_dword(cpu_cfg, IBSCTL, &value);
541
		if (value != (ibs_eilvt_off | IBSCTL_LVT_OFFSET_VALID)) {
542
			pci_dev_put(cpu_cfg);
543
			printk(KERN_DEBUG "Failed to setup IBS LVT offset, "
544 545
			       "IBSCTL = 0x%08x\n", value);
			return -EINVAL;
546 547 548 549
		}
	} while (1);

	if (!nodes) {
550 551
		printk(KERN_DEBUG "No CPU node configured for IBS\n");
		return -ENODEV;
552 553 554 555 556
	}

	return 0;
}

557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595
static int force_ibs_eilvt_setup(void)
{
	int i;
	int ret;

	/* find the next free available EILVT entry */
	for (i = 1; i < 4; i++) {
		if (!eilvt_is_available(i))
			continue;
		ret = setup_ibs_ctl(i);
		if (ret)
			return ret;
		return 0;
	}

	printk(KERN_DEBUG "No EILVT entry available\n");

	return -EBUSY;
}

static int __init_ibs_nmi(void)
{
	int ret;

	if (ibs_eilvt_valid())
		return 0;

	ret = force_ibs_eilvt_setup();
	if (ret)
		return ret;

	if (!ibs_eilvt_valid())
		return -EFAULT;

	pr_err(FW_BUG "workaround enabled for IBS LVT offset\n");

	return 0;
}

R
Robert Richter 已提交
596
/* initialize the APIC for the IBS interrupts if available */
597
static void init_ibs(void)
598
{
599
	ibs_caps = get_ibs_caps();
600

601
	if (!ibs_caps)
602 603
		return;

604
	if (__init_ibs_nmi()) {
605
		ibs_caps = 0;
606 607 608
		return;
	}

609 610
	printk(KERN_INFO "oprofile: AMD IBS detected (0x%08x)\n",
	       (unsigned)ibs_caps);
611 612
}

R
Robert Richter 已提交
613
static int (*create_arch_files)(struct super_block *sb, struct dentry *root);
614

R
Robert Richter 已提交
615
static int setup_ibs_files(struct super_block *sb, struct dentry *root)
616 617
{
	struct dentry *dir;
618 619 620 621 622 623 624 625
	int ret = 0;

	/* architecture specific files */
	if (create_arch_files)
		ret = create_arch_files(sb, root);

	if (ret)
		return ret;
626

627
	if (!ibs_caps)
628 629 630
		return ret;

	/* model specific files */
631 632 633 634 635 636

	/* setup some reasonable defaults */
	ibs_config.max_cnt_fetch = 250000;
	ibs_config.fetch_enabled = 0;
	ibs_config.max_cnt_op = 250000;
	ibs_config.op_enabled = 0;
637
	ibs_config.dispatched_ops = 0;
638 639

	dir = oprofilefs_mkdir(sb, root, "ibs_fetch");
640
	oprofilefs_create_ulong(sb, dir, "enable",
641
				&ibs_config.fetch_enabled);
642
	oprofilefs_create_ulong(sb, dir, "max_count",
643 644 645 646
				&ibs_config.max_cnt_fetch);
	oprofilefs_create_ulong(sb, dir, "rand_enable",
				&ibs_config.rand_en);

647
	dir = oprofilefs_mkdir(sb, root, "ibs_op");
648
	oprofilefs_create_ulong(sb, dir, "enable",
649
				&ibs_config.op_enabled);
650
	oprofilefs_create_ulong(sb, dir, "max_count",
651
				&ibs_config.max_cnt_op);
652 653 654
	if (ibs_caps & IBS_CAPS_OPCNT)
		oprofilefs_create_ulong(sb, dir, "dispatched_ops",
					&ibs_config.dispatched_ops);
655 656

	return 0;
657 658
}

659 660
static int op_amd_init(struct oprofile_operations *ops)
{
661
	init_ibs();
662 663
	create_arch_files = ops->create_files;
	ops->create_files = setup_ibs_files;
664 665 666
	return 0;
}

667
struct op_x86_model_spec op_amd_spec = {
R
Robert Richter 已提交
668
	.num_counters		= NUM_COUNTERS,
669
	.num_controls		= NUM_COUNTERS,
670
	.num_virt_counters	= NUM_VIRT_COUNTERS,
671 672 673
	.reserved		= MSR_AMD_EVENTSEL_RESERVED,
	.event_mask		= OP_EVENT_MASK,
	.init			= op_amd_init,
R
Robert Richter 已提交
674 675
	.fill_in_addresses	= &op_amd_fill_in_addresses,
	.setup_ctrs		= &op_amd_setup_ctrs,
676
	.cpu_down		= &op_amd_cpu_shutdown,
R
Robert Richter 已提交
677 678 679
	.check_ctrs		= &op_amd_check_ctrs,
	.start			= &op_amd_start,
	.stop			= &op_amd_stop,
680
	.shutdown		= &op_amd_shutdown,
681
#ifdef CONFIG_OPROFILE_EVENT_MULTIPLEX
682
	.switch_ctrl		= &op_mux_switch_ctrl,
683
#endif
L
Linus Torvalds 已提交
684
};