at91sam9263.dtsi 8.2 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
/*
 * at91sam9263.dtsi - Device Tree Include file for AT91SAM9263 family SoC
 *
 *  Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
 *
 * Licensed under GPLv2 only.
 */

/include/ "skeleton.dtsi"

/ {
	model = "Atmel AT91SAM9263 family SoC";
	compatible = "atmel,at91sam9263";
	interrupt-parent = <&aic>;

	aliases {
		serial0 = &dbgu;
		serial1 = &usart0;
		serial2 = &usart1;
		serial3 = &usart2;
		gpio0 = &pioA;
		gpio1 = &pioB;
		gpio2 = &pioC;
		gpio3 = &pioD;
		gpio4 = &pioE;
		tcb0 = &tcb0;
27
		i2c0 = &i2c0;
28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
	};
	cpus {
		cpu@0 {
			compatible = "arm,arm926ejs";
		};
	};

	memory {
		reg = <0x20000000 0x08000000>;
	};

	ahb {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		apb {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			aic: interrupt-controller@fffff000 {
52
				#interrupt-cells = <3>;
53 54 55
				compatible = "atmel,at91rm9200-aic";
				interrupt-controller;
				reg = <0xfffff000 0x200>;
56
				atmel,external-irqs = <30 31>;
57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72
			};

			pmc: pmc@fffffc00 {
				compatible = "atmel,at91rm9200-pmc";
				reg = <0xfffffc00 0x100>;
			};

			ramc: ramc@ffffe200 {
				compatible = "atmel,at91sam9260-sdramc";
				reg = <0xffffe200 0x200
				       0xffffe800 0x200>;
			};

			pit: timer@fffffd30 {
				compatible = "atmel,at91sam9260-pit";
				reg = <0xfffffd30 0xf>;
73
				interrupts = <1 4 7>;
74 75 76 77 78
			};

			tcb0: timer@fff7c000 {
				compatible = "atmel,at91rm9200-tcb";
				reg = <0xfff7c000 0x100>;
79
				interrupts = <19 4 0>;
80 81 82 83 84 85 86 87 88 89 90 91
			};

			rstc@fffffd00 {
				compatible = "atmel,at91sam9260-rstc";
				reg = <0xfffffd00 0x10>;
			};

			shdwc@fffffd10 {
				compatible = "atmel,at91sam9260-shdwc";
				reg = <0xfffffd10 0x10>;
			};

92 93 94 95 96 97
			pinctrl@fffff200 {
				#address-cells = <1>;
				#size-cells = <1>;
				compatible = "atmel,at91rm9200-pinctrl", "simple-bus";
				ranges = <0xfffff200 0xfffff200 0xa00>;

98 99 100 101 102 103 104 105 106 107
				atmel,mux-mask = <
				      /*    A         B     */
				       0xfffffffb 0xffffe07f  /* pioA */
				       0x0007ffff 0x39072fff  /* pioB */
				       0xffffffff 0x3ffffff8  /* pioC */
				       0xfffffbff 0xffffffff  /* pioD */
				       0xffe00fff 0xfbfcff00  /* pioE */
				      >;

				/* shared pinctrl settings */
108 109 110 111 112 113 114 115
				dbgu {
					pinctrl_dbgu: dbgu-0 {
						atmel,pins =
							<2 30 0x1 0x0	/* PC30 periph A */
							 2 31 0x1 0x1>;	/* PC31 periph with pullup */
					};
				};

116 117
				usart0 {
					pinctrl_usart0: usart0-0 {
118 119 120 121 122
						atmel,pins =
							<0 26 0x1 0x1	/* PA26 periph A with pullup */
							 0 27 0x1 0x0>;	/* PA27 periph A */
					};

123
					pinctrl_usart0_rts: usart0_rts-0 {
124
						atmel,pins =
125 126 127 128 129 130
							<0 28 0x1 0x0>;	/* PA28 periph A */
					};

					pinctrl_usart0_cts: usart0_cts-0 {
						atmel,pins =
							<0 29 0x1 0x0>;	/* PA29 periph A */
131 132 133
					};
				};

134 135
				usart1 {
					pinctrl_usart1: usart1-0 {
136 137 138 139 140
						atmel,pins =
							<3 0 0x1 0x1	/* PD0 periph A with pullup */
							 3 1 0x1 0x0>;	/* PD1 periph A */
					};

141
					pinctrl_usart1_rts: usart1_rts-0 {
142
						atmel,pins =
143 144 145 146 147 148
							<3 7 0x2 0x0>;	/* PD7 periph B */
					};

					pinctrl_usart1_cts: usart1_cts-0 {
						atmel,pins =
							<3 8 0x2 0x0>;	/* PD8 periph B */
149 150 151
					};
				};

152 153
				usart2 {
					pinctrl_usart2: usart2-0 {
154 155 156 157 158
						atmel,pins =
							<3 2 0x1 0x1	/* PD2 periph A with pullup */
							 3 3 0x1 0x0>;	/* PD3 periph A */
					};

159 160 161 162 163 164
					pinctrl_usart2_rts: usart2_rts-0 {
						atmel,pins =
							<3 5 0x2 0x0>;	/* PD5 periph B */
					};

					pinctrl_usart2_cts: usart2_cts-0 {
165
						atmel,pins =
166
							<4 6 0x2 0x0>;	/* PD6 periph B */
167 168
					};
				};
169

170 171 172 173 174 175 176 177
				nand {
					pinctrl_nand: nand-0 {
						atmel,pins =
							<0 22 0x0 0x1	/* PA22 gpio RDY pin pull_up*/
							 3 15 0x0 0x1>;	/* PD15 gpio enable pin pull_up */
					};
				};

178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205
				macb {
					pinctrl_macb_rmii: macb_rmii-0 {
						atmel,pins =
							<2 25 0x2 0x0	/* PC25 periph B */
							 4 21 0x1 0x0	/* PE21 periph A */
							 4 23 0x1 0x0	/* PE23 periph A */
							 4 24 0x1 0x0	/* PE24 periph A */
							 4 25 0x1 0x0	/* PE25 periph A */
							 4 26 0x1 0x0	/* PE26 periph A */
							 4 27 0x1 0x0	/* PE27 periph A */
							 4 28 0x1 0x0	/* PE28 periph A */
							 4 29 0x1 0x0	/* PE29 periph A */
							 4 30 0x1 0x0>;	/* PE30 periph A */
					};

					pinctrl_macb_rmii_mii: macb_rmii_mii-0 {
						atmel,pins =
							<2 20 0x2 0x0	/* PC20 periph B */
							 2 21 0x2 0x0	/* PC21 periph B */
							 2 22 0x2 0x0	/* PC22 periph B */
							 2 23 0x2 0x0	/* PC23 periph B */
							 2 24 0x2 0x0	/* PC24 periph B */
							 2 25 0x2 0x0	/* PC25 periph B */
							 2 27 0x2 0x0	/* PC27 periph B */
							 4 22 0x2 0x0>;	/* PE22 periph B */
					};
				};

206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253
				pioA: gpio@fffff200 {
					compatible = "atmel,at91rm9200-gpio";
					reg = <0xfffff200 0x200>;
					interrupts = <2 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
					interrupt-controller;
					#interrupt-cells = <2>;
				};

				pioB: gpio@fffff400 {
					compatible = "atmel,at91rm9200-gpio";
					reg = <0xfffff400 0x200>;
					interrupts = <3 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
					interrupt-controller;
					#interrupt-cells = <2>;
				};

				pioC: gpio@fffff600 {
					compatible = "atmel,at91rm9200-gpio";
					reg = <0xfffff600 0x200>;
					interrupts = <4 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
					interrupt-controller;
					#interrupt-cells = <2>;
				};

				pioD: gpio@fffff800 {
					compatible = "atmel,at91rm9200-gpio";
					reg = <0xfffff800 0x200>;
					interrupts = <4 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
					interrupt-controller;
					#interrupt-cells = <2>;
				};

				pioE: gpio@fffffa00 {
					compatible = "atmel,at91rm9200-gpio";
					reg = <0xfffffa00 0x200>;
					interrupts = <4 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
					interrupt-controller;
					#interrupt-cells = <2>;
254
				};
255 256 257 258 259
			};

			dbgu: serial@ffffee00 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xffffee00 0x200>;
260
				interrupts = <1 4 7>;
261 262
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_dbgu>;
263 264 265 266 267 268
				status = "disabled";
			};

			usart0: serial@fff8c000 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xfff8c000 0x200>;
269
				interrupts = <7 4 5>;
270 271
				atmel,use-dma-rx;
				atmel,use-dma-tx;
272
				pinctrl-names = "default";
273
				pinctrl-0 = <&pinctrl_usart0>;
274 275 276 277 278 279
				status = "disabled";
			};

			usart1: serial@fff90000 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xfff90000 0x200>;
280
				interrupts = <8 4 5>;
281 282
				atmel,use-dma-rx;
				atmel,use-dma-tx;
283
				pinctrl-names = "default";
284
				pinctrl-0 = <&pinctrl_usart1>;
285 286 287 288 289 290
				status = "disabled";
			};

			usart2: serial@fff94000 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xfff94000 0x200>;
291
				interrupts = <9 4 5>;
292 293
				atmel,use-dma-rx;
				atmel,use-dma-tx;
294
				pinctrl-names = "default";
295
				pinctrl-0 = <&pinctrl_usart2>;
296 297 298 299 300 301
				status = "disabled";
			};

			macb0: ethernet@fffbc000 {
				compatible = "cdns,at32ap7000-macb", "cdns,macb";
				reg = <0xfffbc000 0x100>;
302
				interrupts = <21 4 3>;
303 304
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_macb_rmii>;
305 306 307 308 309 310
				status = "disabled";
			};

			usb1: gadget@fff78000 {
				compatible = "atmel,at91rm9200-udc";
				reg = <0xfff78000 0x4000>;
311
				interrupts = <24 4 2>;
312 313
				status = "disabled";
			};
314 315 316 317 318 319 320 321 322

			i2c0: i2c@fff88000 {
				compatible = "atmel,at91sam9263-i2c";
				reg = <0xfff88000 0x100>;
				interrupts = <13 4 6>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};
323 324 325 326 327 328 329 330 331 332 333
		};

		nand0: nand@40000000 {
			compatible = "atmel,at91rm9200-nand";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x40000000 0x10000000
			       0xffffe000 0x200
			      >;
			atmel,nand-addr-offset = <21>;
			atmel,nand-cmd-offset = <22>;
334 335
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_nand>;
336 337 338 339 340 341 342 343 344 345
			gpios = <&pioA 22 0
				 &pioD 15 0
				 0
				>;
			status = "disabled";
		};

		usb0: ohci@00a00000 {
			compatible = "atmel,at91rm9200-ohci", "usb-ohci";
			reg = <0x00a00000 0x100000>;
346
			interrupts = <29 4 2>;
347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363
			status = "disabled";
		};
	};

	i2c@0 {
		compatible = "i2c-gpio";
		gpios = <&pioB 4 0 /* sda */
			 &pioB 5 0 /* scl */
			>;
		i2c-gpio,sda-open-drain;
		i2c-gpio,scl-open-drain;
		i2c-gpio,delay-us = <2>;	/* ~100 kHz */
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};
};