pmu.c 8.6 KB
Newer Older
1
/*
G
Guo Chao 已提交
2
 * Kernel-based Virtual Machine -- Performance Monitoring Unit support
3
 *
4
 * Copyright 2015 Red Hat, Inc. and/or its affiliates.
5 6 7 8
 *
 * Authors:
 *   Avi Kivity   <avi@redhat.com>
 *   Gleb Natapov <gleb@redhat.com>
9
 *   Wei Huang    <wei@redhat.com>
10 11 12 13 14 15 16 17 18
 *
 * This work is licensed under the terms of the GNU GPL, version 2.  See
 * the COPYING file in the top-level directory.
 *
 */

#include <linux/types.h>
#include <linux/kvm_host.h>
#include <linux/perf_event.h>
19
#include <asm/perf_event.h>
20 21 22
#include "x86.h"
#include "cpuid.h"
#include "lapic.h"
23
#include "pmu.h"
24

25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
/* NOTE:
 * - Each perf counter is defined as "struct kvm_pmc";
 * - There are two types of perf counters: general purpose (gp) and fixed.
 *   gp counters are stored in gp_counters[] and fixed counters are stored
 *   in fixed_counters[] respectively. Both of them are part of "struct
 *   kvm_pmu";
 * - pmu.c understands the difference between gp counters and fixed counters.
 *   However AMD doesn't support fixed-counters;
 * - There are three types of index to access perf counters (PMC):
 *     1. MSR (named msr): For example Intel has MSR_IA32_PERFCTRn and AMD
 *        has MSR_K7_PERFCTRn.
 *     2. MSR Index (named idx): This normally is used by RDPMC instruction.
 *        For instance AMD RDPMC instruction uses 0000_0003h in ECX to access
 *        C001_0007h (MSR_K7_PERCTR3). Intel has a similar mechanism, except
 *        that it also supports fixed counters. idx can be used to as index to
 *        gp and fixed counters.
 *     3. Global PMC Index (named pmc): pmc is an index specific to PMU
 *        code. Each pmc, stored in kvm_pmc.idx field, is unique across
 *        all perf counters (both gp and fixed). The mapping relationship
 *        between pmc and perf counters is as the following:
 *        * Intel: [0 .. INTEL_PMC_MAX_GENERIC-1] <=> gp counters
 *                 [INTEL_PMC_IDX_FIXED .. INTEL_PMC_IDX_FIXED + 2] <=> fixed
 *        * AMD:   [0 .. AMD64_NUM_COUNTERS-1] <=> gp counters
 */
49

50
static void kvm_pmi_trigger_fn(struct irq_work *irq_work)
51
{
52 53
	struct kvm_pmu *pmu = container_of(irq_work, struct kvm_pmu, irq_work);
	struct kvm_vcpu *vcpu = pmu_to_vcpu(pmu);
54

55
	kvm_pmu_deliver_pmi(vcpu);
56 57 58 59 60 61 62
}

static void kvm_perf_overflow(struct perf_event *perf_event,
			      struct perf_sample_data *data,
			      struct pt_regs *regs)
{
	struct kvm_pmc *pmc = perf_event->overflow_handler_context;
63
	struct kvm_pmu *pmu = pmc_to_pmu(pmc);
64 65 66

	if (!test_and_set_bit(pmc->idx,
			      (unsigned long *)&pmu->reprogram_pmi)) {
67 68 69
		__set_bit(pmc->idx, (unsigned long *)&pmu->global_status);
		kvm_make_request(KVM_REQ_PMU, pmc->vcpu);
	}
70 71 72
}

static void kvm_perf_overflow_intr(struct perf_event *perf_event,
73 74
				   struct perf_sample_data *data,
				   struct pt_regs *regs)
75 76
{
	struct kvm_pmc *pmc = perf_event->overflow_handler_context;
77
	struct kvm_pmu *pmu = pmc_to_pmu(pmc);
78 79 80

	if (!test_and_set_bit(pmc->idx,
			      (unsigned long *)&pmu->reprogram_pmi)) {
81
		__set_bit(pmc->idx, (unsigned long *)&pmu->global_status);
82
		kvm_make_request(KVM_REQ_PMU, pmc->vcpu);
83

84 85 86 87
		/*
		 * Inject PMI. If vcpu was in a guest mode during NMI PMI
		 * can be ejected on a guest mode re-entry. Otherwise we can't
		 * be sure that vcpu wasn't executing hlt instruction at the
88
		 * time of vmexit and is not going to re-enter guest mode until
89 90 91 92
		 * woken up. So we should wake it, but this is impossible from
		 * NMI context. Do it from irq work instead.
		 */
		if (!kvm_is_in_guest())
93
			irq_work_queue(&pmc_to_pmu(pmc)->irq_work);
94 95 96 97 98
		else
			kvm_make_request(KVM_REQ_PMI, pmc->vcpu);
	}
}

99
static void pmc_reprogram_counter(struct kvm_pmc *pmc, u32 type,
100 101 102
				  unsigned config, bool exclude_user,
				  bool exclude_kernel, bool intr,
				  bool in_tx, bool in_tx_cp)
103 104 105 106 107 108 109 110 111 112 113 114
{
	struct perf_event *event;
	struct perf_event_attr attr = {
		.type = type,
		.size = sizeof(attr),
		.pinned = true,
		.exclude_idle = true,
		.exclude_host = 1,
		.exclude_user = exclude_user,
		.exclude_kernel = exclude_kernel,
		.config = config,
	};
115

116 117 118 119
	if (in_tx)
		attr.config |= HSW_IN_TX;
	if (in_tx_cp)
		attr.config |= HSW_IN_TX_CHECKPOINTED;
120 121 122 123 124 125 126

	attr.sample_period = (-pmc->counter) & pmc_bitmask(pmc);

	event = perf_event_create_kernel_counter(&attr, -1, current,
						 intr ? kvm_perf_overflow_intr :
						 kvm_perf_overflow, pmc);
	if (IS_ERR(event)) {
127 128
		printk_once("kvm_pmu: event creation failed %ld\n",
			    PTR_ERR(event));
129 130 131 132
		return;
	}

	pmc->perf_event = event;
133
	clear_bit(pmc->idx, (unsigned long*)&pmc_to_pmu(pmc)->reprogram_pmi);
134 135
}

136
void reprogram_gp_counter(struct kvm_pmc *pmc, u64 eventsel)
137 138 139 140
{
	unsigned config, type = PERF_TYPE_RAW;
	u8 event_select, unit_mask;

141 142 143
	if (eventsel & ARCH_PERFMON_EVENTSEL_PIN_CONTROL)
		printk_once("kvm pmu: pin control bit is ignored\n");

144 145
	pmc->eventsel = eventsel;

146
	pmc_stop_counter(pmc);
147

148
	if (!(eventsel & ARCH_PERFMON_EVENTSEL_ENABLE) || !pmc_is_enabled(pmc))
149 150 151 152 153
		return;

	event_select = eventsel & ARCH_PERFMON_EVENTSEL_EVENT;
	unit_mask = (eventsel & ARCH_PERFMON_EVENTSEL_UMASK) >> 8;

G
Gleb Natapov 已提交
154
	if (!(eventsel & (ARCH_PERFMON_EVENTSEL_EDGE |
155 156 157 158
			  ARCH_PERFMON_EVENTSEL_INV |
			  ARCH_PERFMON_EVENTSEL_CMASK |
			  HSW_IN_TX |
			  HSW_IN_TX_CHECKPOINTED))) {
159 160 161
		config = kvm_x86_ops->pmu_ops->find_arch_event(pmc_to_pmu(pmc),
						      event_select,
						      unit_mask);
162 163 164 165 166 167 168
		if (config != PERF_COUNT_HW_MAX)
			type = PERF_TYPE_HARDWARE;
	}

	if (type == PERF_TYPE_RAW)
		config = eventsel & X86_RAW_EVENT_MASK;

169
	pmc_reprogram_counter(pmc, type, config,
170 171 172 173 174
			      !(eventsel & ARCH_PERFMON_EVENTSEL_USR),
			      !(eventsel & ARCH_PERFMON_EVENTSEL_OS),
			      eventsel & ARCH_PERFMON_EVENTSEL_INT,
			      (eventsel & HSW_IN_TX),
			      (eventsel & HSW_IN_TX_CHECKPOINTED));
175
}
176
EXPORT_SYMBOL_GPL(reprogram_gp_counter);
177

178
void reprogram_fixed_counter(struct kvm_pmc *pmc, u8 ctrl, int idx)
179
{
180 181
	unsigned en_field = ctrl & 0x3;
	bool pmi = ctrl & 0x8;
182

183
	pmc_stop_counter(pmc);
184

185
	if (!en_field || !pmc_is_enabled(pmc))
186 187
		return;

188
	pmc_reprogram_counter(pmc, PERF_TYPE_HARDWARE,
189
			      kvm_x86_ops->pmu_ops->find_fixed_event(idx),
190 191 192
			      !(en_field & 0x2), /* exclude user */
			      !(en_field & 0x1), /* exclude kernel */
			      pmi, false, false);
193
}
194
EXPORT_SYMBOL_GPL(reprogram_fixed_counter);
195

196
void reprogram_counter(struct kvm_pmu *pmu, int pmc_idx)
197
{
198
	struct kvm_pmc *pmc = kvm_x86_ops->pmu_ops->pmc_idx_to_pmc(pmu, pmc_idx);
199 200 201 202 203 204 205

	if (!pmc)
		return;

	if (pmc_is_gp(pmc))
		reprogram_gp_counter(pmc, pmc->eventsel);
	else {
206 207 208 209
		int idx = pmc_idx - INTEL_PMC_IDX_FIXED;
		u8 ctrl = fixed_ctrl_field(pmu->fixed_ctr_ctrl, idx);

		reprogram_fixed_counter(pmc, ctrl, idx);
210 211
	}
}
212
EXPORT_SYMBOL_GPL(reprogram_counter);
213

W
Wei Huang 已提交
214 215 216 217 218 219 220 221 222
void kvm_pmu_handle_event(struct kvm_vcpu *vcpu)
{
	struct kvm_pmu *pmu = vcpu_to_pmu(vcpu);
	u64 bitmask;
	int bit;

	bitmask = pmu->reprogram_pmi;

	for_each_set_bit(bit, (unsigned long *)&bitmask, X86_PMC_IDX_MAX) {
223
		struct kvm_pmc *pmc = kvm_x86_ops->pmu_ops->pmc_idx_to_pmc(pmu, bit);
W
Wei Huang 已提交
224 225 226 227 228 229 230 231 232 233 234 235 236

		if (unlikely(!pmc || !pmc->perf_event)) {
			clear_bit(bit, (unsigned long *)&pmu->reprogram_pmi);
			continue;
		}

		reprogram_counter(pmu, bit);
	}
}

/* check if idx is a valid index to access PMU */
int kvm_pmu_is_valid_msr_idx(struct kvm_vcpu *vcpu, unsigned idx)
{
237
	return kvm_x86_ops->pmu_ops->is_valid_msr_idx(vcpu, idx);
238 239 240 241 242 243 244 245
}

int kvm_pmu_rdpmc(struct kvm_vcpu *vcpu, unsigned idx, u64 *data)
{
	bool fast_mode = idx & (1u << 31);
	struct kvm_pmc *pmc;
	u64 ctr_val;

246
	pmc = kvm_x86_ops->pmu_ops->msr_idx_to_pmc(vcpu, idx);
247 248 249 250
	if (!pmc)
		return 1;

	ctr_val = pmc_read_counter(pmc);
W
Wei Huang 已提交
251 252 253 254 255 256 257 258 259 260 261 262 263
	if (fast_mode)
		ctr_val = (u32)ctr_val;

	*data = ctr_val;
	return 0;
}

void kvm_pmu_deliver_pmi(struct kvm_vcpu *vcpu)
{
	if (vcpu->arch.apic)
		kvm_apic_local_deliver(vcpu->arch.apic, APIC_LVTPC);
}

264
bool kvm_pmu_is_valid_msr(struct kvm_vcpu *vcpu, u32 msr)
265
{
266
	return kvm_x86_ops->pmu_ops->is_valid_msr(vcpu, msr);
267 268
}

269
int kvm_pmu_get_msr(struct kvm_vcpu *vcpu, u32 msr, u64 *data)
270
{
271
	return kvm_x86_ops->pmu_ops->get_msr(vcpu, msr, data);
272 273
}

274
int kvm_pmu_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
275
{
276
	return kvm_x86_ops->pmu_ops->set_msr(vcpu, msr_info);
277 278
}

279 280 281 282
/* refresh PMU settings. This function generally is called when underlying
 * settings are changed (such as changes of PMU CPUID by guest VMs), which
 * should rarely happen.
 */
283
void kvm_pmu_refresh(struct kvm_vcpu *vcpu)
284
{
285
	kvm_x86_ops->pmu_ops->refresh(vcpu);
286 287 288 289
}

void kvm_pmu_reset(struct kvm_vcpu *vcpu)
{
290
	struct kvm_pmu *pmu = vcpu_to_pmu(vcpu);
291 292

	irq_work_sync(&pmu->irq_work);
293
	kvm_x86_ops->pmu_ops->reset(vcpu);
294 295
}

W
Wei Huang 已提交
296
void kvm_pmu_init(struct kvm_vcpu *vcpu)
297
{
298
	struct kvm_pmu *pmu = vcpu_to_pmu(vcpu);
299

W
Wei Huang 已提交
300
	memset(pmu, 0, sizeof(*pmu));
301
	kvm_x86_ops->pmu_ops->init(vcpu);
W
Wei Huang 已提交
302 303 304 305 306 307 308
	init_irq_work(&pmu->irq_work, kvm_pmi_trigger_fn);
	kvm_pmu_refresh(vcpu);
}

void kvm_pmu_destroy(struct kvm_vcpu *vcpu)
{
	kvm_pmu_reset(vcpu);
309
}