pcm030.dts 3.1 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * phyCORE-MPC5200B-tiny (pcm030) board Device Tree Source
 *
 * Copyright 2006 Pengutronix
 * Sascha Hauer <s.hauer@pengutronix.de>
 * Copyright 2007 Pengutronix
 * Juergen Beisert <j.beisert@pengutronix.de>
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

15
/include/ "mpc5200b.dtsi"
16 17 18 19 20 21

/ {
	model = "phytec,pcm030";
	compatible = "phytec,pcm030";

	soc5200@f0000000 {
22
		timer@600 {		// General Purpose Timer
23 24 25
			fsl,has-wdt;
		};

26
		gpt2: timer@620 {	// General Purpose Timer in GPIO mode
27 28 29 30 31
			compatible = "fsl,mpc5200b-gpt-gpio","fsl,mpc5200-gpt-gpio";
			gpio-controller;
			#gpio-cells = <2>;
		};

32
		gpt3: timer@630 {	// General Purpose Timer in GPIO mode
33 34 35 36 37
			compatible = "fsl,mpc5200b-gpt-gpio","fsl,mpc5200-gpt-gpio";
			gpio-controller;
			#gpio-cells = <2>;
		};

38
		gpt4: timer@640 {	// General Purpose Timer in GPIO mode
39 40 41 42 43
			compatible = "fsl,mpc5200b-gpt-gpio","fsl,mpc5200-gpt-gpio";
			gpio-controller;
			#gpio-cells = <2>;
		};

44
		gpt5: timer@650 {	// General Purpose Timer in GPIO mode
45 46 47 48 49
			compatible = "fsl,mpc5200b-gpt-gpio","fsl,mpc5200-gpt-gpio";
			gpio-controller;
			#gpio-cells = <2>;
		};

50
		gpt6: timer@660 {	// General Purpose Timer in GPIO mode
51 52 53 54 55
			compatible = "fsl,mpc5200b-gpt-gpio","fsl,mpc5200-gpt-gpio";
			gpio-controller;
			#gpio-cells = <2>;
		};

56
		gpt7: timer@670 {	// General Purpose Timer in GPIO mode
57 58 59 60 61
			compatible = "fsl,mpc5200b-gpt-gpio","fsl,mpc5200-gpt-gpio";
			gpio-controller;
			#gpio-cells = <2>;
		};

62
		psc@2000 { /* PSC1 in ac97 mode */
63 64 65 66 67
			compatible = "mpc5200b-psc-ac97","fsl,mpc5200b-psc-ac97";
			cell-index = <0>;
		};

		/* PSC2 port is used by CAN1/2 */
68 69 70
		psc@2200 {
			status = "disabled";
		};
71

72
		psc@2400 { /* PSC3 in UART mode */
73 74 75 76
			compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
		};

		/* PSC4 is ??? */
77 78 79
		psc@2600 {
			status = "disabled";
		};
80 81

		/* PSC5 is ??? */
82 83 84
		psc@2800 {
			status = "disabled";
		};
85

86
		psc@2c00 { /* PSC6 in UART mode */
87 88 89 90 91 92 93 94
			compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
		};

		ethernet@3000 {
			phy-handle = <&phy0>;
		};

		mdio@3000 {
95 96
			phy0: ethernet-phy@0 {
				reg = <0>;
97 98 99 100 101 102 103 104
			};
		};

		i2c@3d40 {
			rtc@51 {
				compatible = "nxp,pcf8563";
				reg = <0x51>;
			};
105 106 107
			eeprom@52 {
				compatible = "catalyst,24c32";
				reg = <0x52>;
108
				pagesize = <32>;
109
			};
110 111 112
		};

		sram@8000 {
113
			compatible = "fsl,mpc5200b-sram","fsl,mpc5200-sram";
114 115 116 117 118
			reg = <0x8000 0x4000>;
		};
	};

	pci@f0000d00 {
119 120 121 122 123 124 125 126 127 128 129 130 131
		interrupt-map-mask = <0xf800 0 0 7>;
		interrupt-map = <0xc000 0 0 1 &mpc5200_pic 0 0 3 // 1st slot
				 0xc000 0 0 2 &mpc5200_pic 1 1 3
				 0xc000 0 0 3 &mpc5200_pic 1 2 3
				 0xc000 0 0 4 &mpc5200_pic 1 3 3

				 0xc800 0 0 1 &mpc5200_pic 1 1 3 // 2nd slot
				 0xc800 0 0 2 &mpc5200_pic 1 2 3
				 0xc800 0 0 3 &mpc5200_pic 1 3 3
				 0xc800 0 0 4 &mpc5200_pic 0 0 3>;
		ranges = <0x42000000 0 0x80000000 0x80000000 0 0x20000000
			  0x02000000 0 0xa0000000 0xa0000000 0 0x10000000
			  0x01000000 0 0x00000000 0xb0000000 0 0x01000000>;
132
	};
133 134 135 136

	localbus {
		status = "disabled";
	};
137
};