pata_sis.c 23.6 KB
Newer Older
1 2 3
/*
 *    pata_sis.c - SiS ATA driver
 *
4
 *	(C) 2005 Red Hat
5
 *	(C) 2007 Bartlomiej Zolnierkiewicz
6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
 *
 *    Based upon linux/drivers/ide/pci/sis5513.c
 * Copyright (C) 1999-2000	Andre Hedrick <andre@linux-ide.org>
 * Copyright (C) 2002		Lionel Bouton <Lionel.Bouton@inet6.fr>, Maintainer
 * Copyright (C) 2003		Vojtech Pavlik <vojtech@suse.cz>
 * SiS Taiwan		: for direct support and hardware.
 * Daniela Engert	: for initial ATA100 advices and numerous others.
 * John Fremlin, Manfred Spraul, Dave Morgan, Peter Kjellerstedt	:
 *			  for checking code correctness, providing patches.
 * Original tests and design on the SiS620 chipset.
 * ATA100 tests and design on the SiS735 chipset.
 * ATA16/33 support from specs
 * ATA133 support for SiS961/962 by L.C. Chang <lcchang@sis.com.tw>
 *
 *
 *	TODO
 *	Check MWDMA on drives that don't support MWDMA speed pio cycles ?
 *	More Testing
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/blkdev.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <scsi/scsi_host.h>
#include <linux/libata.h>
#include <linux/ata.h>
A
Alan 已提交
36
#include "sis.h"
37 38

#define DRV_NAME	"pata_sis"
39
#define DRV_VERSION	"0.5.2"
40 41

struct sis_chipset {
T
Tejun Heo 已提交
42 43
	u16 device;				/* PCI host ID */
	const struct ata_port_info *info;	/* Info block */
44 45 46 47
	/* Probably add family, cable detect type etc here to clean
	   up code later */
};

48 49 50 51 52 53 54 55 56
struct sis_laptop {
	u16 device;
	u16 subvendor;
	u16 subdevice;
};

static const struct sis_laptop sis_laptop[] = {
	/* devid, subvendor, subdev */
	{ 0x5513, 0x1043, 0x1107 },	/* ASUS A6K */
57
	{ 0x5513, 0x1734, 0x105F },	/* FSC Amilo A1630 */
58
	{ 0x5513, 0x1071, 0x8640 },     /* EasyNote K5305 */
59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77
	/* end marker */
	{ 0, }
};

static int sis_short_ata40(struct pci_dev *dev)
{
	const struct sis_laptop *lap = &sis_laptop[0];

	while (lap->device) {
		if (lap->device == dev->device &&
		    lap->subvendor == dev->subsystem_vendor &&
		    lap->subdevice == dev->subsystem_device)
			return 1;
		lap++;
	}

	return 0;
}

78
/**
79
 *	sis_old_port_base		-	return PCI configuration base for dev
80 81 82 83 84 85
 *	@adev: device
 *
 *	Returns the base of the PCI configuration registers for this port
 *	number.
 */

86
static int sis_old_port_base(struct ata_device *adev)
87
{
T
Tejun Heo 已提交
88
	return  0x40 + (4 * adev->link->ap->port_no) +  (2 * adev->devno);
89 90 91
}

/**
92
 *	sis_133_cable_detect	-	check for 40/80 pin
93
 *	@ap: Port
94
 *	@deadline: deadline jiffies for the operation
95 96 97 98 99
 *
 *	Perform cable detection for the later UDMA133 capable
 *	SiS chipset.
 */

100
static int sis_133_cable_detect(struct ata_port *ap)
101 102 103 104 105 106
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	u16 tmp;

	/* The top bit of this register is the cable detect bit */
	pci_read_config_word(pdev, 0x50 + 2 * ap->port_no, &tmp);
107
	if ((tmp & 0x8000) && !sis_short_ata40(pdev))
108 109
		return ATA_CBL_PATA40;
	return ATA_CBL_PATA80;
110 111 112
}

/**
113
 *	sis_66_cable_detect	-	check for 40/80 pin
114 115 116 117 118 119
 *	@ap: Port
 *
 *	Perform cable detection on the UDMA66, UDMA100 and early UDMA133
 *	SiS IDE controllers.
 */

120
static int sis_66_cable_detect(struct ata_port *ap)
121 122 123 124 125 126 127
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	u8 tmp;

	/* Older chips keep cable detect in bits 4/5 of reg 0x48 */
	pci_read_config_byte(pdev, 0x48, &tmp);
	tmp >>= ap->port_no;
128
	if ((tmp & 0x10) && !sis_short_ata40(pdev))
129 130
		return ATA_CBL_PATA40;
	return ATA_CBL_PATA80;
131 132 133 134
}


/**
135
 *	sis_pre_reset		-	probe begin
T
Tejun Heo 已提交
136
 *	@link: ATA link
137
 *	@deadline: deadline jiffies for the operation
138 139 140 141
 *
 *	Set up cable type and use generic probe init
 */

T
Tejun Heo 已提交
142
static int sis_pre_reset(struct ata_link *link, unsigned long deadline)
143 144 145 146 147
{
	static const struct pci_bits sis_enable_bits[] = {
		{ 0x4aU, 1U, 0x02UL, 0x02UL },	/* port 0 */
		{ 0x4aU, 1U, 0x04UL, 0x04UL },	/* port 1 */
	};
148

T
Tejun Heo 已提交
149
	struct ata_port *ap = link->ap;
150 151
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);

152 153
	if (!pci_test_config_bits(pdev, &sis_enable_bits[ap->port_no]))
		return -ENOENT;
154

A
Alan Cox 已提交
155 156 157
	/* Clear the FIFO settings. We can't enable the FIFO until
	   we know we are poking at a disk */
	pci_write_config_byte(pdev, 0x4B, 0);
T
Tejun Heo 已提交
158
	return ata_sff_prereset(link, deadline);
159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206
}


/**
 *	sis_set_fifo	-	Set RWP fifo bits for this device
 *	@ap: Port
 *	@adev: Device
 *
 *	SIS chipsets implement prefetch/postwrite bits for each device
 *	on both channels. This functionality is not ATAPI compatible and
 *	must be configured according to the class of device present
 */

static void sis_set_fifo(struct ata_port *ap, struct ata_device *adev)
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	u8 fifoctrl;
	u8 mask = 0x11;

	mask <<= (2 * ap->port_no);
	mask <<= adev->devno;

	/* This holds various bits including the FIFO control */
	pci_read_config_byte(pdev, 0x4B, &fifoctrl);
	fifoctrl &= ~mask;

	/* Enable for ATA (disk) only */
	if (adev->class == ATA_DEV_ATA)
		fifoctrl |= mask;
	pci_write_config_byte(pdev, 0x4B, fifoctrl);
}

/**
 *	sis_old_set_piomode - Initialize host controller PATA PIO timings
 *	@ap: Port whose timings we are configuring
 *	@adev: Device we are configuring for.
 *
 *	Set PIO mode for device, in host controller PCI config space. This
 *	function handles PIO set up for all chips that are pre ATA100 and
 *	also early ATA100 devices.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

static void sis_old_set_piomode (struct ata_port *ap, struct ata_device *adev)
{
	struct pci_dev *pdev	= to_pci_dev(ap->host->dev);
207
	int port = sis_old_port_base(adev);
208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229
	u8 t1, t2;
	int speed = adev->pio_mode - XFER_PIO_0;

	const u8 active[]   = { 0x00, 0x07, 0x04, 0x03, 0x01 };
	const u8 recovery[] = { 0x00, 0x06, 0x04, 0x03, 0x03 };

	sis_set_fifo(ap, adev);

	pci_read_config_byte(pdev, port, &t1);
	pci_read_config_byte(pdev, port + 1, &t2);

	t1 &= ~0x0F;	/* Clear active/recovery timings */
	t2 &= ~0x07;

	t1 |= active[speed];
	t2 |= recovery[speed];

	pci_write_config_byte(pdev, port, t1);
	pci_write_config_byte(pdev, port + 1, t2);
}

/**
230
 *	sis_100_set_piomode - Initialize host controller PATA PIO timings
231 232 233 234 235 236 237 238 239 240 241 242 243
 *	@ap: Port whose timings we are configuring
 *	@adev: Device we are configuring for.
 *
 *	Set PIO mode for device, in host controller PCI config space. This
 *	function handles PIO set up for ATA100 devices and early ATA133.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

static void sis_100_set_piomode (struct ata_port *ap, struct ata_device *adev)
{
	struct pci_dev *pdev	= to_pci_dev(ap->host->dev);
244
	int port = sis_old_port_base(adev);
245 246 247 248 249 250 251 252 253 254
	int speed = adev->pio_mode - XFER_PIO_0;

	const u8 actrec[] = { 0x00, 0x67, 0x44, 0x33, 0x31 };

	sis_set_fifo(ap, adev);

	pci_write_config_byte(pdev, port, actrec[speed]);
}

/**
255
 *	sis_133_do_piomode - Initialize host controller PATA PIO/DMA timings
256 257 258 259
 *	@ap: Port whose timings we are configuring
 *	@adev: Device we are configuring for.
 *
 *	Set PIO mode for device, in host controller PCI config space. This
260 261
 *	function handles PIO set up for the later ATA133 devices. The same
 *	timings are used for MWDMA.
262 263 264 265 266
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

267 268
static void sis_133_do_piomode(struct ata_port *ap, struct ata_device *adev,
					int speed)
269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307
{
	struct pci_dev *pdev	= to_pci_dev(ap->host->dev);
	int port = 0x40;
	u32 t1;
	u32 reg54;

	const u32 timing133[] = {
		0x28269000,	/* Recovery << 24 | Act << 16 | Ini << 12 */
		0x0C266000,
		0x04263000,
		0x0C0A3000,
		0x05093000
	};
	const u32 timing100[] = {
		0x1E1C6000,	/* Recovery << 24 | Act << 16 | Ini << 12 */
		0x091C4000,
		0x031C2000,
		0x09072000,
		0x04062000
	};

	sis_set_fifo(ap, adev);

	/* If bit 14 is set then the registers are mapped at 0x70 not 0x40 */
	pci_read_config_dword(pdev, 0x54, &reg54);
	if (reg54 & 0x40000000)
		port = 0x70;
	port += 8 * ap->port_no +  4 * adev->devno;

	pci_read_config_dword(pdev, port, &t1);
	t1 &= 0xC0C00FFF;	/* Mask out timing */

	if (t1 & 0x08)		/* 100 or 133 ? */
		t1 |= timing133[speed];
	else
		t1 |= timing100[speed];
	pci_write_config_byte(pdev, port, t1);
}

308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343
/**
 *	sis_133_set_piomode - Initialize host controller PATA PIO timings
 *	@ap: Port whose timings we are configuring
 *	@adev: Device we are configuring for.
 *
 *	Set PIO mode for device, in host controller PCI config space. This
 *	function handles PIO set up for the later ATA133 devices.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

static void sis_133_set_piomode (struct ata_port *ap, struct ata_device *adev)
{

	sis_133_do_piomode(ap, adev, adev->pio_mode - XFER_PIO_0);
}

/**
 *	mwdma_clip_to_pio		-	clip MWDMA mode
 *	@adev: device
 *
 *	As the SiS shared MWDMA and PIO timings we must program the equivalent
 *	PIO timing for the MWDMA mode but we must not program one higher than
 *	the permitted PIO timing of the device.
 */

static int mwdma_clip_to_pio(struct ata_device *adev)
{
	const int mwdma_to_pio[3] = {
		XFER_PIO_0, XFER_PIO_3, XFER_PIO_4
	};
	return min(mwdma_to_pio[adev->dma_mode - XFER_MW_DMA_0],
				adev->pio_mode - XFER_PIO_0);
}

344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360
/**
 *	sis_old_set_dmamode - Initialize host controller PATA DMA timings
 *	@ap: Port whose timings we are configuring
 *	@adev: Device to program
 *
 *	Set UDMA/MWDMA mode for device, in host controller PCI config space.
 *	Handles pre UDMA and UDMA33 devices. Supports MWDMA as well unlike
 *	the old ide/pci driver.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

static void sis_old_set_dmamode (struct ata_port *ap, struct ata_device *adev)
{
	struct pci_dev *pdev	= to_pci_dev(ap->host->dev);
	int speed = adev->dma_mode - XFER_MW_DMA_0;
361
	int drive_pci = sis_old_port_base(adev);
362 363
	u16 timing;

364
	const u16 mwdma_bits[] = { 0x008, 0x302, 0x301 };
365 366 367 368 369 370
	const u16 udma_bits[]  = { 0xE000, 0xC000, 0xA000 };

	pci_read_config_word(pdev, drive_pci, &timing);

	if (adev->dma_mode < XFER_UDMA_0) {
		/* bits 3-0 hold recovery timing bits 8-10 active timing and
J
Joe Perches 已提交
371
		   the higher bits are dependant on the device */
372
		speed = mwdma_clip_to_pio(adev);
373
		timing &= ~0x870F;
374 375 376 377 378 379 380
		timing |= mwdma_bits[speed];
	} else {
		/* Bit 15 is UDMA on/off, bit 13-14 are cycle time */
		speed = adev->dma_mode - XFER_UDMA_0;
		timing &= ~0x6000;
		timing |= udma_bits[speed];
	}
381
	pci_write_config_word(pdev, drive_pci, timing);
382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400
}

/**
 *	sis_66_set_dmamode - Initialize host controller PATA DMA timings
 *	@ap: Port whose timings we are configuring
 *	@adev: Device to program
 *
 *	Set UDMA/MWDMA mode for device, in host controller PCI config space.
 *	Handles UDMA66 and early UDMA100 devices. Supports MWDMA as well unlike
 *	the old ide/pci driver.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

static void sis_66_set_dmamode (struct ata_port *ap, struct ata_device *adev)
{
	struct pci_dev *pdev	= to_pci_dev(ap->host->dev);
	int speed = adev->dma_mode - XFER_MW_DMA_0;
401
	int drive_pci = sis_old_port_base(adev);
402 403
	u16 timing;

404
	/* MWDMA 0-2 and UDMA 0-5 */
405
	const u16 mwdma_bits[] = { 0x008, 0x302, 0x301 };
406
	const u16 udma_bits[]  = { 0xF000, 0xD000, 0xB000, 0xA000, 0x9000, 0x8000 };
407 408 409 410 411

	pci_read_config_word(pdev, drive_pci, &timing);

	if (adev->dma_mode < XFER_UDMA_0) {
		/* bits 3-0 hold recovery timing bits 8-10 active timing and
J
Joe Perches 已提交
412
		   the higher bits are dependant on the device, bit 15 udma */
413
		speed = mwdma_clip_to_pio(adev);
414
		timing &= ~0x870F;
415 416 417 418
		timing |= mwdma_bits[speed];
	} else {
		/* Bit 15 is UDMA on/off, bit 12-14 are cycle time */
		speed = adev->dma_mode - XFER_UDMA_0;
419
		timing &= ~0xF000;
420 421 422 423 424 425 426 427 428 429 430
		timing |= udma_bits[speed];
	}
	pci_write_config_word(pdev, drive_pci, timing);
}

/**
 *	sis_100_set_dmamode - Initialize host controller PATA DMA timings
 *	@ap: Port whose timings we are configuring
 *	@adev: Device to program
 *
 *	Set UDMA/MWDMA mode for device, in host controller PCI config space.
431
 *	Handles later UDMA100 devices.
432 433 434 435 436 437 438 439 440
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

static void sis_100_set_dmamode (struct ata_port *ap, struct ata_device *adev)
{
	struct pci_dev *pdev	= to_pci_dev(ap->host->dev);
	int speed = adev->dma_mode - XFER_MW_DMA_0;
441
	int drive_pci = sis_old_port_base(adev);
442
	u16 timing;
443

444 445 446
	const u16 udma_bits[]  = {
		0x8B00, 0x8700, 0x8500, 0x8300, 0x8200, 0x8100};
	const u8 mwdma_bits[] = { 0x08, 0x32, 0x31 };
447

448
	pci_read_config_word(pdev, drive_pci, &timing);
449 450

	if (adev->dma_mode < XFER_UDMA_0) {
451 452 453
		speed = mwdma_clip_to_pio(adev);
		timing &= ~0x80FF;
		timing |= mwdma_bits[speed];
454
	} else {
455
		/* Bit 7 is UDMA on/off, bit 0-3 are cycle time */
456
		speed = adev->dma_mode - XFER_UDMA_0;
457
		timing &= ~0x8F00;
458 459
		timing |= udma_bits[speed];
	}
460
	pci_write_config_word(pdev, drive_pci, timing);
461 462 463 464 465 466 467 468
}

/**
 *	sis_133_early_set_dmamode - Initialize host controller PATA DMA timings
 *	@ap: Port whose timings we are configuring
 *	@adev: Device to program
 *
 *	Set UDMA/MWDMA mode for device, in host controller PCI config space.
469
 *	Handles early SiS 961 bridges.
470 471 472 473 474 475 476 477 478
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

static void sis_133_early_set_dmamode (struct ata_port *ap, struct ata_device *adev)
{
	struct pci_dev *pdev	= to_pci_dev(ap->host->dev);
	int speed = adev->dma_mode - XFER_MW_DMA_0;
479
	int drive_pci = sis_old_port_base(adev);
480 481 482 483 484 485
	u16 timing;
	/* Bits 15-12  are timing */
	static const u16 udma_bits[]  = {
		0x8F00, 0x8A00, 0x8700, 0x8500, 0x8300, 0x8200, 0x8100
	};
	static const u8 mwdma_bits[] = { 0x08, 0x32, 0x31 };
486

487
	pci_read_config_word(pdev, drive_pci, &timing);
488 489

	if (adev->dma_mode < XFER_UDMA_0) {
490 491 492
		speed = mwdma_clip_to_pio(adev);
		timing &= ~0x80FF;
		timing = mwdma_bits[speed];
493
	} else {
494
		/* Bit 7 is UDMA on/off, bit 0-3 are cycle time */
495
		speed = adev->dma_mode - XFER_UDMA_0;
496
		timing &= ~0x8F00;
497 498
		timing |= udma_bits[speed];
	}
499
	pci_write_config_word(pdev, drive_pci, timing);
500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521
}

/**
 *	sis_133_set_dmamode - Initialize host controller PATA DMA timings
 *	@ap: Port whose timings we are configuring
 *	@adev: Device to program
 *
 *	Set UDMA/MWDMA mode for device, in host controller PCI config space.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

static void sis_133_set_dmamode (struct ata_port *ap, struct ata_device *adev)
{
	struct pci_dev *pdev	= to_pci_dev(ap->host->dev);
	int speed = adev->dma_mode - XFER_MW_DMA_0;
	int port = 0x40;
	u32 t1;
	u32 reg54;

	/* bits 4- cycle time 8 - cvs time */
522 523
	static const u32 timing_u100[] = { 0x6B0, 0x470, 0x350, 0x140, 0x120, 0x110, 0x000 };
	static const u32 timing_u133[] = { 0x9F0, 0x6A0, 0x470, 0x250, 0x230, 0x220, 0x210 };
524 525 526 527 528 529 530 531 532

	/* If bit 14 is set then the registers are mapped at 0x70 not 0x40 */
	pci_read_config_dword(pdev, 0x54, &reg54);
	if (reg54 & 0x40000000)
		port = 0x70;
	port += (8 * ap->port_no) +  (4 * adev->devno);
	pci_read_config_dword(pdev, port, &t1);

	if (adev->dma_mode < XFER_UDMA_0) {
533 534 535
		speed = mwdma_clip_to_pio(adev);
		sis_133_do_piomode(ap, adev, speed);
		t1 &= ~4;	/* UDMA off */
536 537 538 539 540 541 542 543 544 545 546 547 548 549
	} else {
		speed = adev->dma_mode - XFER_UDMA_0;
		/* if & 8 no UDMA133 - need info for ... */
		t1 &= ~0x00000FF0;
		t1 |= 0x00000004;
		if (t1 & 0x08)
			t1 |= timing_u133[speed];
		else
			t1 |= timing_u100[speed];
	}
	pci_write_config_dword(pdev, port, t1);
}

static struct scsi_host_template sis_sht = {
550
	ATA_BMDMA_SHT(DRV_NAME),
551 552
};

553 554
static struct ata_port_operations sis_133_for_sata_ops = {
	.inherits		= &ata_bmdma_port_ops,
555 556
	.set_piomode		= sis_133_set_piomode,
	.set_dmamode		= sis_133_set_dmamode,
557
	.cable_detect		= sis_133_cable_detect,
558
};
559

560 561
static struct ata_port_operations sis_base_ops = {
	.inherits		= &ata_bmdma_port_ops,
562
	.prereset		= sis_pre_reset,
563 564
};

565 566
static struct ata_port_operations sis_133_ops = {
	.inherits		= &sis_base_ops,
567 568 569 570 571
	.set_piomode		= sis_133_set_piomode,
	.set_dmamode		= sis_133_set_dmamode,
	.cable_detect		= sis_133_cable_detect,
};

572 573
static struct ata_port_operations sis_133_early_ops = {
	.inherits		= &sis_base_ops,
574 575
	.set_piomode		= sis_100_set_piomode,
	.set_dmamode		= sis_133_early_set_dmamode,
576
	.cable_detect		= sis_66_cable_detect,
577 578
};

579 580
static struct ata_port_operations sis_100_ops = {
	.inherits		= &sis_base_ops,
581 582
	.set_piomode		= sis_100_set_piomode,
	.set_dmamode		= sis_100_set_dmamode,
583
	.cable_detect		= sis_66_cable_detect,
584 585
};

586 587
static struct ata_port_operations sis_66_ops = {
	.inherits		= &sis_base_ops,
588 589
	.set_piomode		= sis_old_set_piomode,
	.set_dmamode		= sis_66_set_dmamode,
590
	.cable_detect		= sis_66_cable_detect,
591 592
};

593 594
static struct ata_port_operations sis_old_ops = {
	.inherits		= &sis_base_ops,
595 596
	.set_piomode		= sis_old_set_piomode,
	.set_dmamode		= sis_old_set_dmamode,
597
	.cable_detect		= ata_cable_40wire,
598 599
};

T
Tejun Heo 已提交
600
static const struct ata_port_info sis_info = {
601
	.flags		= ATA_FLAG_SLAVE_POSS,
602 603 604
	.pio_mask	= ATA_PIO4,
	.mwdma_mask	= ATA_MWDMA2,
	/* No UDMA */
605 606
	.port_ops	= &sis_old_ops,
};
T
Tejun Heo 已提交
607
static const struct ata_port_info sis_info33 = {
608
	.flags		= ATA_FLAG_SLAVE_POSS,
609 610 611
	.pio_mask	= ATA_PIO4,
	.mwdma_mask	= ATA_MWDMA2,
	.udma_mask	= ATA_UDMA2,
612 613
	.port_ops	= &sis_old_ops,
};
T
Tejun Heo 已提交
614
static const struct ata_port_info sis_info66 = {
615
	.flags		= ATA_FLAG_SLAVE_POSS,
616 617 618
	.pio_mask	= ATA_PIO4,
	/* No MWDMA */
	.udma_mask	= ATA_UDMA4,
619 620
	.port_ops	= &sis_66_ops,
};
T
Tejun Heo 已提交
621
static const struct ata_port_info sis_info100 = {
622
	.flags		= ATA_FLAG_SLAVE_POSS,
623 624
	.pio_mask	= ATA_PIO4,
	/* No MWDMA */
625 626 627
	.udma_mask	= ATA_UDMA5,
	.port_ops	= &sis_100_ops,
};
T
Tejun Heo 已提交
628
static const struct ata_port_info sis_info100_early = {
629
	.flags		= ATA_FLAG_SLAVE_POSS,
630 631
	.pio_mask	= ATA_PIO4,
	/* No MWDMA */
632 633 634
	.udma_mask	= ATA_UDMA5,
	.port_ops	= &sis_66_ops,
};
635
static const struct ata_port_info sis_info133 = {
636
	.flags		= ATA_FLAG_SLAVE_POSS,
637 638
	.pio_mask	= ATA_PIO4,
	/* No MWDMA */
639 640 641
	.udma_mask	= ATA_UDMA6,
	.port_ops	= &sis_133_ops,
};
642 643
const struct ata_port_info sis_info133_for_sata = {
	.flags		= ATA_FLAG_SLAVE_POSS | ATA_FLAG_SRST,
644 645
	.pio_mask	= ATA_PIO4,
	/* No MWDMA */
646 647 648
	.udma_mask	= ATA_UDMA6,
	.port_ops	= &sis_133_for_sata_ops,
};
T
Tejun Heo 已提交
649
static const struct ata_port_info sis_info133_early = {
650
	.flags		= ATA_FLAG_SLAVE_POSS,
651 652
	.pio_mask	= ATA_PIO4,
	/* No MWDMA */
653 654 655 656
	.udma_mask	= ATA_UDMA6,
	.port_ops	= &sis_133_early_ops,
};

A
Alan 已提交
657
/* Privately shared with the SiS180 SATA driver, not for use elsewhere */
658
EXPORT_SYMBOL_GPL(sis_info133_for_sata);
659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731

static void sis_fixup(struct pci_dev *pdev, struct sis_chipset *sis)
{
	u16 regw;
	u8 reg;

	if (sis->info == &sis_info133) {
		pci_read_config_word(pdev, 0x50, &regw);
		if (regw & 0x08)
			pci_write_config_word(pdev, 0x50, regw & ~0x08);
		pci_read_config_word(pdev, 0x52, &regw);
		if (regw & 0x08)
			pci_write_config_word(pdev, 0x52, regw & ~0x08);
		return;
	}

	if (sis->info == &sis_info133_early || sis->info == &sis_info100) {
		/* Fix up latency */
		pci_write_config_byte(pdev, PCI_LATENCY_TIMER, 0x80);
		/* Set compatibility bit */
		pci_read_config_byte(pdev, 0x49, &reg);
		if (!(reg & 0x01))
			pci_write_config_byte(pdev, 0x49, reg | 0x01);
		return;
	}

	if (sis->info == &sis_info66 || sis->info == &sis_info100_early) {
		/* Fix up latency */
		pci_write_config_byte(pdev, PCI_LATENCY_TIMER, 0x80);
		/* Set compatibility bit */
		pci_read_config_byte(pdev, 0x52, &reg);
		if (!(reg & 0x04))
			pci_write_config_byte(pdev, 0x52, reg | 0x04);
		return;
	}

	if (sis->info == &sis_info33) {
		pci_read_config_byte(pdev, PCI_CLASS_PROG, &reg);
		if (( reg & 0x0F ) != 0x00)
			pci_write_config_byte(pdev, PCI_CLASS_PROG, reg & 0xF0);
		/* Fall through to ATA16 fixup below */
	}

	if (sis->info == &sis_info || sis->info == &sis_info33) {
		/* force per drive recovery and active timings
		   needed on ATA_33 and below chips */
		pci_read_config_byte(pdev, 0x52, &reg);
		if (!(reg & 0x08))
			pci_write_config_byte(pdev, 0x52, reg|0x08);
		return;
	}

	BUG();
}

/**
 *	sis_init_one - Register SiS ATA PCI device with kernel services
 *	@pdev: PCI device to register
 *	@ent: Entry in sis_pci_tbl matching with @pdev
 *
 *	Called from kernel PCI layer.  We probe for combined mode (sigh),
 *	and then hand over control to libata, for it to do the rest.
 *
 *	LOCKING:
 *	Inherited from PCI layer (may sleep).
 *
 *	RETURNS:
 *	Zero on success, or -ERRNO value.
 */

static int sis_init_one (struct pci_dev *pdev, const struct pci_device_id *ent)
{
	static int printed_version;
732
	const struct ata_port_info *ppi[] = { NULL, NULL };
733 734
	struct pci_dev *host = NULL;
	struct sis_chipset *chipset = NULL;
A
Alan Cox 已提交
735
	struct sis_chipset *sets;
736
	int rc;
737 738

	static struct sis_chipset sis_chipsets[] = {
J
Jeff Garzik 已提交
739

A
Alan Cox 已提交
740 741 742
		{ 0x0968, &sis_info133 },
		{ 0x0966, &sis_info133 },
		{ 0x0965, &sis_info133 },
743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788
		{ 0x0745, &sis_info100 },
		{ 0x0735, &sis_info100 },
		{ 0x0733, &sis_info100 },
		{ 0x0635, &sis_info100 },
		{ 0x0633, &sis_info100 },

		{ 0x0730, &sis_info100_early },	/* 100 with ATA 66 layout */
		{ 0x0550, &sis_info100_early },	/* 100 with ATA 66 layout */

		{ 0x0640, &sis_info66 },
		{ 0x0630, &sis_info66 },
		{ 0x0620, &sis_info66 },
		{ 0x0540, &sis_info66 },
		{ 0x0530, &sis_info66 },

		{ 0x5600, &sis_info33 },
		{ 0x5598, &sis_info33 },
		{ 0x5597, &sis_info33 },
		{ 0x5591, &sis_info33 },
		{ 0x5582, &sis_info33 },
		{ 0x5581, &sis_info33 },

		{ 0x5596, &sis_info },
		{ 0x5571, &sis_info },
		{ 0x5517, &sis_info },
		{ 0x5511, &sis_info },

		{0}
	};
	static struct sis_chipset sis133_early = {
		0x0, &sis_info133_early
	};
	static struct sis_chipset sis133 = {
		0x0, &sis_info133
	};
	static struct sis_chipset sis100_early = {
		0x0, &sis_info100_early
	};
	static struct sis_chipset sis100 = {
		0x0, &sis_info100
	};

	if (!printed_version++)
		dev_printk(KERN_DEBUG, &pdev->dev,
			   "version " DRV_VERSION "\n");

789 790 791
	rc = pcim_enable_device(pdev);
	if (rc)
		return rc;
792

793
	/* We have to find the bridge first */
A
Alan Cox 已提交
794 795
	for (sets = &sis_chipsets[0]; sets->device; sets++) {
		host = pci_get_device(PCI_VENDOR_ID_SI, sets->device, NULL);
796
		if (host != NULL) {
A
Alan Cox 已提交
797 798
			chipset = sets;			/* Match found */
			if (sets->device == 0x630) {	/* SIS630 */
799
				if (host->revision >= 0x30)	/* 630 ET */
800 801 802 803 804 805 806
					chipset = &sis100_early;
			}
			break;
		}
	}

	/* Look for concealed bridges */
A
Alan Cox 已提交
807
	if (chipset == NULL) {
808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857
		/* Second check */
		u32 idemisc;
		u16 trueid;

		/* Disable ID masking and register remapping then
		   see what the real ID is */

		pci_read_config_dword(pdev, 0x54, &idemisc);
		pci_write_config_dword(pdev, 0x54, idemisc & 0x7fffffff);
		pci_read_config_word(pdev, PCI_DEVICE_ID, &trueid);
		pci_write_config_dword(pdev, 0x54, idemisc);

		switch(trueid) {
		case 0x5518:	/* SIS 962/963 */
			chipset = &sis133;
			if ((idemisc & 0x40000000) == 0) {
				pci_write_config_dword(pdev, 0x54, idemisc | 0x40000000);
				printk(KERN_INFO "SIS5513: Switching to 5513 register mapping\n");
			}
			break;
		case 0x0180:	/* SIS 965/965L */
			chipset =  &sis133;
			break;
		case 0x1180:	/* SIS 966/966L */
			chipset =  &sis133;
			break;
		}
	}

	/* Further check */
	if (chipset == NULL) {
		struct pci_dev *lpc_bridge;
		u16 trueid;
		u8 prefctl;
		u8 idecfg;

		/* Try the second unmasking technique */
		pci_read_config_byte(pdev, 0x4a, &idecfg);
		pci_write_config_byte(pdev, 0x4a, idecfg | 0x10);
		pci_read_config_word(pdev, PCI_DEVICE_ID, &trueid);
		pci_write_config_byte(pdev, 0x4a, idecfg);

		switch(trueid) {
		case 0x5517:
			lpc_bridge = pci_get_slot(pdev->bus, 0x10); /* Bus 0 Dev 2 Fn 0 */
			if (lpc_bridge == NULL)
				break;
			pci_read_config_byte(pdev, 0x49, &prefctl);
			pci_dev_put(lpc_bridge);

858
			if (lpc_bridge->revision == 0x10 && (prefctl & 0x80)) {
859 860 861 862 863 864 865 866 867 868 869 870 871
				chipset = &sis133_early;
				break;
			}
			chipset = &sis100;
			break;
		}
	}
	pci_dev_put(host);

	/* No chipset info, no support */
	if (chipset == NULL)
		return -ENODEV;

872
	ppi[0] = chipset->info;
873 874 875

	sis_fixup(pdev, chipset);

T
Tejun Heo 已提交
876
	return ata_pci_sff_init_one(pdev, ppi, &sis_sht, chipset);
877 878 879
}

static const struct pci_device_id sis_pci_tbl[] = {
880 881
	{ PCI_VDEVICE(SI, 0x5513), },	/* SiS 5513 */
	{ PCI_VDEVICE(SI, 0x5518), },	/* SiS 5518 */
882
	{ PCI_VDEVICE(SI, 0x1180), },	/* SiS 1180 */
883

884 885 886 887 888 889 890 891
	{ }
};

static struct pci_driver sis_pci_driver = {
	.name			= DRV_NAME,
	.id_table		= sis_pci_tbl,
	.probe			= sis_init_one,
	.remove			= ata_pci_remove_one,
892
#ifdef CONFIG_PM
893 894
	.suspend		= ata_pci_device_suspend,
	.resume			= ata_pci_device_resume,
895
#endif
896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916
};

static int __init sis_init(void)
{
	return pci_register_driver(&sis_pci_driver);
}

static void __exit sis_exit(void)
{
	pci_unregister_driver(&sis_pci_driver);
}

module_init(sis_init);
module_exit(sis_exit);

MODULE_AUTHOR("Alan Cox");
MODULE_DESCRIPTION("SCSI low-level driver for SiS ATA");
MODULE_LICENSE("GPL");
MODULE_DEVICE_TABLE(pci, sis_pci_tbl);
MODULE_VERSION(DRV_VERSION);