Skip to content

R
rt-thread

okll00 / rt-thread
与 Fork 源项目一致

Fork自 RT-Thread / rt-thread

通知 5
Star 0
Fork 0
R
rt-thread

体验新版 GitCode，发现更多精彩内容 >>

提交 2331ebdc 编写于 作者: B Bernard Xiong 提交者： GitHub
浏览文件
操作

Merge pull request #811 from aozima/update_cortex-m_port 

[libcpu] Update cortex m port
上级 f975ef51 959b97aa
隐藏空白更改
内联 并排
Showing with 28 addition and 9 deletion
bsp/stm32f20x/stm32_rom.icf
浏览文件 @ 2331ebdc
...@@ -28,8 +28,8 @@ do not initialize { section .noinit }; ...@@ -28,8 +28,8 @@ do not initialize { section .noinit };
keep { section FSymTab }; keep { section FSymTab };
keep { section VSymTab }; keep { section VSymTab };
keep { section .rti_fn* };
place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
place in ROM_region { readonly, block RTT_INIT_FUNC }; place in ROM_region { readonly, block RTT_INIT_FUNC };
place in RAM_region { readwrite, place in RAM_region { readwrite, block CSTACK, last block HEAP};
block CSTACK, block HEAP };
\ No newline at end of file
libcpu/arm/cortex-m0/context_gcc.S
浏览文件 @ 2331ebdc
...@@ -181,7 +181,9 @@ rt_hw_context_switch_to: ...@@ -181,7 +181,9 @@ rt_hw_context_switch_to:
NOP NOP
MSR MSP, R0 MSR MSP, R0
CPSIE I /* enable interrupts at processor level */ /* enable interrupts at processor level */
CPSIE F
CPSIE I
/* never reach here! */ /* never reach here! */
......
libcpu/arm/cortex-m0/context_iar.S
浏览文件 @ 2331ebdc
...@@ -188,6 +188,7 @@ rt_hw_context_switch_to: ...@@ -188,6 +188,7 @@ rt_hw_context_switch_to:
MSR msp, r0 MSR msp, r0
; enable interrupts at processor level ; enable interrupts at processor level
CPSIE F
CPSIE I CPSIE I
; never reach here! ; never reach here!
......
libcpu/arm/cortex-m0/context_rvds.S
浏览文件 @ 2331ebdc
...@@ -191,6 +191,7 @@ rt_hw_context_switch_to PROC ...@@ -191,6 +191,7 @@ rt_hw_context_switch_to PROC
MSR msp, r0 MSR msp, r0
; enable interrupts at processor level ; enable interrupts at processor level
CPSIE F
CPSIE I CPSIE I
; never reach here! ; never reach here!
......
libcpu/arm/cortex-m3/context_gcc.S
浏览文件 @ 2331ebdc
...@@ -162,7 +162,9 @@ rt_hw_context_switch_to: ...@@ -162,7 +162,9 @@ rt_hw_context_switch_to:
NOP NOP
MSR msp, r0 MSR msp, r0
CPSIE I /* enable interrupts at processor level */ /* enable interrupts at processor level */
CPSIE F
CPSIE I
/* never reach here! */ /* never reach here! */
......
libcpu/arm/cortex-m3/context_iar.S
浏览文件 @ 2331ebdc
...@@ -161,7 +161,9 @@ rt_hw_context_switch_to: ...@@ -161,7 +161,9 @@ rt_hw_context_switch_to:
NOP NOP
MSR msp, r0 MSR msp, r0
CPSIE I ; enable interrupts at processor level ; enable interrupts at processor level
CPSIE F
CPSIE I
; never reach here! ; never reach here!
......
libcpu/arm/cortex-m3/context_rvds.S
浏览文件 @ 2331ebdc
...@@ -168,6 +168,7 @@ rt_hw_context_switch_to PROC ...@@ -168,6 +168,7 @@ rt_hw_context_switch_to PROC
MSR msp, r0 MSR msp, r0
; enable interrupts at processor level ; enable interrupts at processor level
CPSIE F
CPSIE I CPSIE I
; never reach here! ; never reach here!
......
libcpu/arm/cortex-m4/context_gcc.S
浏览文件 @ 2331ebdc
...@@ -203,7 +203,9 @@ rt_hw_context_switch_to: ...@@ -203,7 +203,9 @@ rt_hw_context_switch_to:
NOP NOP
MSR msp, r0 MSR msp, r0
CPSIE I /* enable interrupts at processor level */ /* enable interrupts at processor level */
CPSIE F
CPSIE I
/* never reach here! */ /* never reach here! */
......
libcpu/arm/cortex-m4/context_iar.S
浏览文件 @ 2331ebdc
...@@ -207,7 +207,9 @@ rt_hw_context_switch_to: ...@@ -207,7 +207,9 @@ rt_hw_context_switch_to:
NOP NOP
MSR msp, r0 MSR msp, r0
CPSIE I ; enable interrupts at processor level ; enable interrupts at processor level
CPSIE F
CPSIE I
; never reach here! ; never reach here!
......
libcpu/arm/cortex-m4/context_rvds.S
浏览文件 @ 2331ebdc
...@@ -208,6 +208,7 @@ rt_hw_context_switch_to PROC ...@@ -208,6 +208,7 @@ rt_hw_context_switch_to PROC
MSR msp, r0 MSR msp, r0
; enable interrupts at processor level ; enable interrupts at processor level
CPSIE F
CPSIE I CPSIE I
; never reach here! ; never reach here!
......
libcpu/arm/cortex-m7/context_gcc.S
浏览文件 @ 2331ebdc
...@@ -203,7 +203,9 @@ rt_hw_context_switch_to: ...@@ -203,7 +203,9 @@ rt_hw_context_switch_to:
NOP NOP
MSR msp, r0 MSR msp, r0
CPSIE I /* enable interrupts at processor level */ /* enable interrupts at processor level */
CPSIE F
CPSIE I
/* never reach here! */ /* never reach here! */
......
libcpu/arm/cortex-m7/context_iar.S
浏览文件 @ 2331ebdc
...@@ -207,7 +207,9 @@ rt_hw_context_switch_to: ...@@ -207,7 +207,9 @@ rt_hw_context_switch_to:
NOP NOP
MSR msp, r0 MSR msp, r0
CPSIE I ; enable interrupts at processor level ; enable interrupts at processor level
CPSIE F
CPSIE I
; never reach here! ; never reach here!
......
libcpu/arm/cortex-m7/context_rvds.S
浏览文件 @ 2331ebdc
...@@ -208,6 +208,7 @@ rt_hw_context_switch_to PROC ...@@ -208,6 +208,7 @@ rt_hw_context_switch_to PROC
MSR msp, r0 MSR msp, r0
; enable interrupts at processor level ; enable interrupts at processor level
CPSIE F
CPSIE I CPSIE I
; never reach here! ; never reach here!
......
Markdown is supported
0% 或 .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑！
想要评论请 注册 或