• G
    add rm48x50 bsp and libcpu · f51bce3f
    Grissiom 提交于
    We currently only support building with CCS and SCons is not using.
    bsp/rm48x50/HALCoGen/HALCoGen.{hcg,dil} is the HALCoGen project file.
    You may need to regenerate the source file as you like, providing that:
    
        1, IRQ is in Dispatch Mode and the table entry is IRQ_Handler. The
        channel 5 in enabled and connected to IRQ.
    
        2, RTI driver is enabled and compare3 source is selected to counter1
        and the compare3 will generate tick in the period of 10ms. This
        value is coresponding with RT_TICK_PER_SECOND in rtconfig.h.
    
    In CCS, you need to create a new CCS project and create link folders
    pointing at bsp/rm48x50, libcpu/arm/rm48x50 and src/, include/. Remember
    to add the include path to the Build Properties.
    f51bce3f
rtdef.h 32.1 KB