pc_q35.c 17.1 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29
/*
 * Q35 chipset based pc system emulator
 *
 * Copyright (c) 2003-2004 Fabrice Bellard
 * Copyright (c) 2009, 2010
 *               Isaku Yamahata <yamahata at valinux co jp>
 *               VA Linux Systems Japan K.K.
 * Copyright (C) 2012 Jason Baron <jbaron@redhat.com>
 *
 * This is based on pc.c, but heavily modified.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */
30
#include "hw/hw.h"
31
#include "hw/loader.h"
32
#include "sysemu/arch_init.h"
P
Paolo Bonzini 已提交
33
#include "hw/i2c/smbus.h"
34
#include "hw/boards.h"
P
Paolo Bonzini 已提交
35 36
#include "hw/timer/mc146818rtc.h"
#include "hw/xen/xen.h"
37
#include "sysemu/kvm.h"
38
#include "hw/kvm/clock.h"
P
Paolo Bonzini 已提交
39
#include "hw/pci-host/q35.h"
40
#include "exec/address-spaces.h"
P
Paolo Bonzini 已提交
41
#include "hw/i386/ich9.h"
42
#include "hw/i386/smbios.h"
43 44 45
#include "hw/ide/pci.h"
#include "hw/ide/ahci.h"
#include "hw/usb.h"
46
#include "hw/cpu/icc_bus.h"
47
#include "qemu/error-report.h"
48 49 50 51

/* ICH9 AHCI has 6 ports */
#define MAX_SATA_PORTS     6

52
static bool has_acpi_build = true;
53
static bool rsdp_in_ram = true;
54
static bool smbios_defaults = true;
55
static bool smbios_legacy_mode;
56
static bool smbios_uuid_encoded = true;
57 58 59 60
/* Make sure that guest addresses aligned at 1Gbyte boundaries get mapped to
 * host addresses aligned at 1Gbyte boundaries.  This way we can use 1GByte
 * pages in the host.
 */
G
Gerd Hoffmann 已提交
61
static bool gigabyte_align = true;
62
static bool has_reserved_memory = true;
63

64
/* PC hardware initialisation */
65
static void pc_q35_init(MachineState *machine)
66
{
67
    PCMachineState *pc_machine = PC_MACHINE(machine);
68 69
    ram_addr_t below_4g_mem_size, above_4g_mem_size;
    Q35PCIHost *q35_host;
70
    PCIHostState *phb;
71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87
    PCIBus *host_bus;
    PCIDevice *lpc;
    BusState *idebus[MAX_SATA_PORTS];
    ISADevice *rtc_state;
    ISADevice *floppy;
    MemoryRegion *pci_memory;
    MemoryRegion *rom_memory;
    MemoryRegion *ram_memory;
    GSIState *gsi_state;
    ISABus *isa_bus;
    int pci_enabled = 1;
    qemu_irq *cpu_irq;
    qemu_irq *gsi;
    qemu_irq *i8259;
    int i;
    ICH9LPCState *ich9_lpc;
    PCIDevice *ahci;
88
    DeviceState *icc_bridge;
89
    PcGuestInfo *guest_info;
90
    ram_addr_t lowmem;
91
    DriveInfo *hd[MAX_SATA_PORTS];
92

93 94 95 96 97 98 99 100 101
    /* Check whether RAM fits below 4G (leaving 1/2 GByte for IO memory
     * and 256 Mbytes for PCI Express Enhanced Configuration Access Mapping
     * also known as MMCFG).
     * If it doesn't, we need to split it in chunks below and above 4G.
     * In any case, try to make sure that guest addresses aligned at
     * 1G boundaries get mapped to host addresses aligned at 1G boundaries.
     * For old machine types, use whatever split we used historically to avoid
     * breaking migration.
     */
102
    if (machine->ram_size >= 0xb0000000) {
103 104 105 106 107
        lowmem = gigabyte_align ? 0x80000000 : 0xb0000000;
    } else {
        lowmem = 0xb0000000;
    }

108
    /* Handle the machine opt max-ram-below-4g.  It is basically doing
109 110 111 112 113 114 115 116 117 118 119 120 121
     * min(qemu limit, user limit).
     */
    if (lowmem > pc_machine->max_ram_below_4g) {
        lowmem = pc_machine->max_ram_below_4g;
        if (machine->ram_size - lowmem > lowmem &&
            lowmem & ((1ULL << 30) - 1)) {
            error_report("Warning: Large machine and max_ram_below_4g(%"PRIu64
                         ") not a multiple of 1G; possible bad performance.",
                         pc_machine->max_ram_below_4g);
        }
    }

    if (machine->ram_size >= lowmem) {
122
        above_4g_mem_size = machine->ram_size - lowmem;
G
Gerd Hoffmann 已提交
123
        below_4g_mem_size = lowmem;
124 125
    } else {
        above_4g_mem_size = 0;
126
        below_4g_mem_size = machine->ram_size;
127 128
    }

129 130 131 132 133 134 135 136 137 138 139 140 141 142 143
    if (xen_enabled() && xen_hvm_init(&below_4g_mem_size, &above_4g_mem_size,
                                      &ram_memory) != 0) {
        fprintf(stderr, "xen hardware virtual machine initialisation failed\n");
        exit(1);
    }

    icc_bridge = qdev_create(NULL, TYPE_ICC_BRIDGE);
    object_property_add_child(qdev_get_machine(), "icc-bridge",
                              OBJECT(icc_bridge), NULL);

    pc_cpus_init(machine->cpu_model, icc_bridge);
    pc_acpi_init("q35-acpi-dsdt.aml");

    kvmclock_create();

144 145 146
    /* pci enabled */
    if (pci_enabled) {
        pci_memory = g_new(MemoryRegion, 1);
P
Paolo Bonzini 已提交
147
        memory_region_init(pci_memory, NULL, "pci", UINT64_MAX);
148 149 150 151 152 153
        rom_memory = pci_memory;
    } else {
        pci_memory = NULL;
        rom_memory = get_system_memory();
    }

154
    guest_info = pc_guest_info_init(below_4g_mem_size, above_4g_mem_size);
155
    guest_info->isapc_ram_fw = false;
156
    guest_info->has_acpi_build = has_acpi_build;
157
    guest_info->has_reserved_memory = has_reserved_memory;
158
    guest_info->rsdp_in_ram = rsdp_in_ram;
159

160 161 162 163 164
    /* Migration was not supported in 2.0 for Q35, so do not bother
     * with this hack (see hw/i386/acpi-build.c).
     */
    guest_info->legacy_acpi_table_size = 0;

165
    if (smbios_defaults) {
166
        MachineClass *mc = MACHINE_GET_CLASS(machine);
167
        /* These values are guest ABI, do not change */
168
        smbios_set_defaults("QEMU", "Standard PC (Q35 + ICH9, 2009)",
169
                            mc->name, smbios_legacy_mode, smbios_uuid_encoded);
170 171
    }

172 173
    /* allocate ram and load rom/bios */
    if (!xen_enabled()) {
174
        pc_memory_init(machine, get_system_memory(),
175
                       below_4g_mem_size, above_4g_mem_size,
176
                       rom_memory, &ram_memory, guest_info);
177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
    }

    /* irq lines */
    gsi_state = g_malloc0(sizeof(*gsi_state));
    if (kvm_irqchip_in_kernel()) {
        kvm_pc_setup_irq_routing(pci_enabled);
        gsi = qemu_allocate_irqs(kvm_pc_gsi_handler, gsi_state,
                                 GSI_NUM_PINS);
    } else {
        gsi = qemu_allocate_irqs(gsi_handler, gsi_state, GSI_NUM_PINS);
    }

    /* create pci host bus */
    q35_host = Q35_HOST_DEVICE(qdev_create(NULL, TYPE_Q35_HOST_DEVICE));

192
    object_property_add_child(qdev_get_machine(), "q35", OBJECT(q35_host), NULL);
193 194 195
    q35_host->mch.ram_memory = ram_memory;
    q35_host->mch.pci_address_space = pci_memory;
    q35_host->mch.system_memory = get_system_memory();
D
Dong Xu Wang 已提交
196
    q35_host->mch.address_space_io = get_system_io();
197 198
    q35_host->mch.below_4g_mem_size = below_4g_mem_size;
    q35_host->mch.above_4g_mem_size = above_4g_mem_size;
199
    q35_host->mch.guest_info = guest_info;
200 201
    /* pci */
    qdev_init_nofail(DEVICE(q35_host));
202 203
    phb = PCI_HOST_BRIDGE(q35_host);
    host_bus = phb->bus;
204 205 206 207
    /* create ISA bus */
    lpc = pci_create_simple_multifunction(host_bus, PCI_DEVFN(ICH9_LPC_DEV,
                                          ICH9_LPC_FUNC), true,
                                          TYPE_ICH9_LPC_DEVICE);
208 209 210 211 212 213 214 215 216

    object_property_add_link(OBJECT(machine), PC_MACHINE_ACPI_DEVICE_PROP,
                             TYPE_HOTPLUG_HANDLER,
                             (Object **)&pc_machine->acpi_dev,
                             object_property_allow_set_link,
                             OBJ_PROP_LINK_UNREF_ON_RELEASE, &error_abort);
    object_property_set_link(OBJECT(machine), OBJECT(lpc),
                             PC_MACHINE_ACPI_DEVICE_PROP, &error_abort);

217 218 219 220 221
    ich9_lpc = ICH9_LPC_DEVICE(lpc);
    ich9_lpc->pic = gsi;
    ich9_lpc->ioapic = gsi_state->ioapic_irq;
    pci_bus_irqs(host_bus, ich9_lpc_set_irq, ich9_lpc_map_irq, ich9_lpc,
                 ICH9_LPC_NB_PIRQS);
222
    pci_bus_set_route_irq_fn(host_bus, ich9_route_intx_pin_to_irq);
223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240
    isa_bus = ich9_lpc->isa_bus;

    /*end early*/
    isa_bus_irqs(isa_bus, gsi);

    if (kvm_irqchip_in_kernel()) {
        i8259 = kvm_i8259_init(isa_bus);
    } else if (xen_enabled()) {
        i8259 = xen_interrupt_controller_init();
    } else {
        cpu_irq = pc_allocate_cpu_irq();
        i8259 = i8259_init(isa_bus, cpu_irq[0]);
    }

    for (i = 0; i < ISA_NUM_IRQS; i++) {
        gsi_state->i8259_irq[i] = i8259[i];
    }
    if (pci_enabled) {
241
        ioapic_init_gsi(gsi_state, "q35");
242
    }
243
    qdev_init_nofail(icc_bridge);
244 245 246

    pc_register_ferr_irq(gsi[13]);

247 248 249 250 251
    assert(pc_machine->vmport != ON_OFF_AUTO_MAX);
    if (pc_machine->vmport == ON_OFF_AUTO_AUTO) {
        pc_machine->vmport = xen_enabled() ? ON_OFF_AUTO_OFF : ON_OFF_AUTO_ON;
    }

252
    /* init basic PC hardware */
253
    pc_basic_device_init(isa_bus, gsi, &rtc_state, &floppy,
254
                         (pc_machine->vmport != ON_OFF_AUTO_ON), 0xff0104);
255 256

    /* connect pm stuff to lpc */
H
Hu Tao 已提交
257
    ich9_lpc_pm_init(lpc);
258 259 260 261 262 263 264 265

    /* ahci and SATA device, for q35 1 ahci controller is built-in */
    ahci = pci_create_simple_multifunction(host_bus,
                                           PCI_DEVFN(ICH9_SATA1_DEV,
                                                     ICH9_SATA1_FUNC),
                                           true, "ich9-ahci");
    idebus[0] = qdev_get_child_bus(&ahci->qdev, "ide.0");
    idebus[1] = qdev_get_child_bus(&ahci->qdev, "ide.1");
266
    g_assert(MAX_SATA_PORTS == ICH_AHCI(ahci)->ahci.ports);
267 268
    ide_drive_get(hd, ICH_AHCI(ahci)->ahci.ports);
    ahci_ide_create_devs(ahci, hd);
269

270
    if (usb_enabled()) {
271 272 273 274 275 276 277 278 279 280
        /* Should we create 6 UHCI according to ich9 spec? */
        ehci_create_ich9_with_companions(host_bus, 0x1d);
    }

    /* TODO: Populate SPD eeprom data.  */
    smbus_eeprom_init(ich9_smb_init(host_bus,
                                    PCI_DEVFN(ICH9_SMB_DEV, ICH9_SMB_FUNC),
                                    0xb100),
                      8, NULL, 0);

281
    pc_cmos_init(below_4g_mem_size, above_4g_mem_size, machine->boot_order,
G
Gu Zheng 已提交
282
                 machine, floppy, idebus[0], idebus[1], rtc_state);
283 284 285 286 287 288 289 290 291

    /* the rest devices to which pci devfn is automatically assigned */
    pc_vga_init(isa_bus, host_bus);
    pc_nic_init(isa_bus, host_bus);
    if (pci_enabled) {
        pc_pci_device_init(host_bus);
    }
}

P
Paolo Bonzini 已提交
292 293
static void pc_compat_2_2(MachineState *machine)
{
294
    rsdp_in_ram = false;
P
Paolo Bonzini 已提交
295 296 297 298 299 300 301 302 303 304 305 306 307 308
    x86_cpu_compat_set_features("kvm64", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("kvm32", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("Conroe", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("Penryn", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("Nehalem", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("Westmere", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("SandyBridge", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("Haswell", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("Broadwell", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("Opteron_G1", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("Opteron_G2", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("Opteron_G3", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("Opteron_G4", FEAT_1_EDX, 0, CPUID_VME);
    x86_cpu_compat_set_features("Opteron_G5", FEAT_1_EDX, 0, CPUID_VME);
309 310 311 312
    x86_cpu_compat_set_features("Haswell", FEAT_1_ECX, 0, CPUID_EXT_F16C);
    x86_cpu_compat_set_features("Haswell", FEAT_1_ECX, 0, CPUID_EXT_RDRAND);
    x86_cpu_compat_set_features("Broadwell", FEAT_1_ECX, 0, CPUID_EXT_F16C);
    x86_cpu_compat_set_features("Broadwell", FEAT_1_ECX, 0, CPUID_EXT_RDRAND);
313 314 315 316
    x86_cpu_compat_set_features("Haswell", FEAT_7_0_EBX,
                                CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_RTM, 0);
    x86_cpu_compat_set_features("Broadwell", FEAT_7_0_EBX,
                                CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_RTM, 0);
P
Paolo Bonzini 已提交
317 318
}

E
Eduardo Habkost 已提交
319 320
static void pc_compat_2_1(MachineState *machine)
{
321 322
    PCMachineState *pcms = PC_MACHINE(machine);

P
Paolo Bonzini 已提交
323
    pc_compat_2_2(machine);
324
    pcms->enforce_aligned_dimm = false;
325
    smbios_uuid_encoded = false;
326 327
    x86_cpu_compat_set_features("coreduo", FEAT_1_ECX, CPUID_EXT_VMX, 0);
    x86_cpu_compat_set_features("core2duo", FEAT_1_ECX, CPUID_EXT_VMX, 0);
328
    x86_cpu_compat_kvm_no_autodisable(FEAT_8000_0001_ECX, CPUID_EXT3_SVM);
E
Eduardo Habkost 已提交
329 330
}

331
static void pc_compat_2_0(MachineState *machine)
M
Michael S. Tsirkin 已提交
332
{
E
Eduardo Habkost 已提交
333
    pc_compat_2_1(machine);
334
    smbios_legacy_mode = true;
335
    has_reserved_memory = false;
336
    pc_set_legacy_acpi_data_size();
M
Michael S. Tsirkin 已提交
337 338
}

339
static void pc_compat_1_7(MachineState *machine)
340
{
341
    pc_compat_2_0(machine);
342
    smbios_defaults = false;
G
Gerd Hoffmann 已提交
343
    gigabyte_align = false;
344
    option_rom_has_mr = true;
345
    x86_cpu_compat_kvm_no_autoenable(FEAT_1_ECX, CPUID_EXT_X2APIC);
346 347
}

348
static void pc_compat_1_6(MachineState *machine)
349
{
350
    pc_compat_1_7(machine);
351
    rom_file_has_mr = false;
352
    has_acpi_build = false;
353 354
}

355
static void pc_compat_1_5(MachineState *machine)
356
{
357
    pc_compat_1_6(machine);
358 359
}

360
static void pc_compat_1_4(MachineState *machine)
361
{
362
    pc_compat_1_5(machine);
B
Borislav Petkov 已提交
363
    x86_cpu_compat_set_features("n270", FEAT_1_ECX, 0, CPUID_EXT_MOVBE);
364
    x86_cpu_compat_set_features("Westmere", FEAT_1_ECX, 0, CPUID_EXT_PCLMULQDQ);
365 366
}

P
Paolo Bonzini 已提交
367 368 369 370 371 372
static void pc_q35_init_2_2(MachineState *machine)
{
    pc_compat_2_2(machine);
    pc_q35_init(machine);
}

E
Eduardo Habkost 已提交
373 374 375 376 377 378
static void pc_q35_init_2_1(MachineState *machine)
{
    pc_compat_2_1(machine);
    pc_q35_init(machine);
}

379
static void pc_q35_init_2_0(MachineState *machine)
M
Michael S. Tsirkin 已提交
380
{
381 382
    pc_compat_2_0(machine);
    pc_q35_init(machine);
M
Michael S. Tsirkin 已提交
383 384
}

385
static void pc_q35_init_1_7(MachineState *machine)
386
{
387 388
    pc_compat_1_7(machine);
    pc_q35_init(machine);
389 390
}

391
static void pc_q35_init_1_6(MachineState *machine)
392
{
393 394
    pc_compat_1_6(machine);
    pc_q35_init(machine);
395 396
}

397
static void pc_q35_init_1_5(MachineState *machine)
398
{
399 400
    pc_compat_1_5(machine);
    pc_q35_init(machine);
401 402
}

403
static void pc_q35_init_1_4(MachineState *machine)
404
{
405 406
    pc_compat_1_4(machine);
    pc_q35_init(machine);
407 408
}

409 410
#define PC_Q35_MACHINE_OPTIONS \
    PC_DEFAULT_MACHINE_OPTIONS, \
411
    .family = "pc_q35", \
412
    .desc = "Standard PC (Q35 + ICH9, 2009)", \
413 414
    .hot_add_cpu = pc_hot_add_cpu, \
    .units_per_default_bus = 1
415

P
Paolo Bonzini 已提交
416
#define PC_Q35_2_3_MACHINE_OPTIONS                      \
417
    PC_Q35_MACHINE_OPTIONS,                             \
418 419
    .default_machine_opts = "firmware=bios-256k.bin",   \
    .default_display = "std"
420

P
Paolo Bonzini 已提交
421 422 423 424 425 426 427 428 429
static QEMUMachine pc_q35_machine_v2_3 = {
    PC_Q35_2_3_MACHINE_OPTIONS,
    .name = "pc-q35-2.3",
    .alias = "q35",
    .init = pc_q35_init,
};

#define PC_Q35_2_2_MACHINE_OPTIONS PC_Q35_2_3_MACHINE_OPTIONS

J
Jan Kiszka 已提交
430 431 432
static QEMUMachine pc_q35_machine_v2_2 = {
    PC_Q35_2_2_MACHINE_OPTIONS,
    .name = "pc-q35-2.2",
P
Paolo Bonzini 已提交
433
    .init = pc_q35_init_2_2,
J
Jan Kiszka 已提交
434 435
};

436 437 438
#define PC_Q35_2_1_MACHINE_OPTIONS                      \
    PC_Q35_MACHINE_OPTIONS,                             \
    .default_machine_opts = "firmware=bios-256k.bin"
J
Jan Kiszka 已提交
439

M
Michael S. Tsirkin 已提交
440 441 442
static QEMUMachine pc_q35_machine_v2_1 = {
    PC_Q35_2_1_MACHINE_OPTIONS,
    .name = "pc-q35-2.1",
E
Eduardo Habkost 已提交
443
    .init = pc_q35_init_2_1,
J
Jan Kiszka 已提交
444
    .compat_props = (GlobalProperty[]) {
445
        HW_COMPAT_2_1,
J
Jan Kiszka 已提交
446 447
        { /* end of list */ }
    },
M
Michael S. Tsirkin 已提交
448 449 450 451
};

#define PC_Q35_2_0_MACHINE_OPTIONS PC_Q35_2_1_MACHINE_OPTIONS

452 453 454
static QEMUMachine pc_q35_machine_v2_0 = {
    PC_Q35_2_0_MACHINE_OPTIONS,
    .name = "pc-q35-2.0",
M
Michael S. Tsirkin 已提交
455
    .init = pc_q35_init_2_0,
456
    .compat_props = (GlobalProperty[]) {
457
        PC_COMPAT_2_0,
458 459
        { /* end of list */ }
    },
460 461
};

462 463 464 465 466
#define PC_Q35_1_7_MACHINE_OPTIONS PC_Q35_MACHINE_OPTIONS

static QEMUMachine pc_q35_machine_v1_7 = {
    PC_Q35_1_7_MACHINE_OPTIONS,
    .name = "pc-q35-1.7",
467 468
    .init = pc_q35_init_1_7,
    .compat_props = (GlobalProperty[]) {
469
        PC_COMPAT_1_7,
470 471
        { /* end of list */ }
    },
472 473
};

474 475
#define PC_Q35_1_6_MACHINE_OPTIONS PC_Q35_MACHINE_OPTIONS

476
static QEMUMachine pc_q35_machine_v1_6 = {
477
    PC_Q35_1_6_MACHINE_OPTIONS,
478
    .name = "pc-q35-1.6",
479
    .init = pc_q35_init_1_6,
480
    .compat_props = (GlobalProperty[]) {
481
        PC_COMPAT_1_6,
482 483
        { /* end of list */ }
    },
484 485
};

486
static QEMUMachine pc_q35_machine_v1_5 = {
487
    PC_Q35_1_6_MACHINE_OPTIONS,
488
    .name = "pc-q35-1.5",
489
    .init = pc_q35_init_1_5,
490
    .compat_props = (GlobalProperty[]) {
491
        PC_COMPAT_1_5,
492 493
        { /* end of list */ }
    },
494 495
};

496 497 498 499
#define PC_Q35_1_4_MACHINE_OPTIONS \
    PC_Q35_1_6_MACHINE_OPTIONS, \
    .hot_add_cpu = NULL

500
static QEMUMachine pc_q35_machine_v1_4 = {
501
    PC_Q35_1_4_MACHINE_OPTIONS,
502
    .name = "pc-q35-1.4",
503
    .init = pc_q35_init_1_4,
504
    .compat_props = (GlobalProperty[]) {
505
        PC_COMPAT_1_4,
506 507 508 509
        { /* end of list */ }
    },
};

510 511
static void pc_q35_machine_init(void)
{
P
Paolo Bonzini 已提交
512
    qemu_register_pc_machine(&pc_q35_machine_v2_3);
J
Jan Kiszka 已提交
513
    qemu_register_pc_machine(&pc_q35_machine_v2_2);
514 515 516 517 518 519
    qemu_register_pc_machine(&pc_q35_machine_v2_1);
    qemu_register_pc_machine(&pc_q35_machine_v2_0);
    qemu_register_pc_machine(&pc_q35_machine_v1_7);
    qemu_register_pc_machine(&pc_q35_machine_v1_6);
    qemu_register_pc_machine(&pc_q35_machine_v1_5);
    qemu_register_pc_machine(&pc_q35_machine_v1_4);
520 521 522
}

machine_init(pc_q35_machine_init);