提交 94106e0f 编写于 作者: M Mike Frysinger 提交者: Bryan Wu

Blackfin arch: do not allow L2 to be cached on BF561 SMP

Signed-off-by: NBryan Wu <cooloney@kernel.org>
上级 1ea99255
......@@ -866,7 +866,7 @@ endchoice
config BFIN_L2_CACHEABLE
bool "Cache L2 SRAM"
depends on (BFIN_DCACHE || BFIN_ICACHE) && (BF54x || BF561)
depends on (BFIN_DCACHE || BFIN_ICACHE) && (BF54x || (BF561 && !SMP))
default n
help
Select to make L2 SRAM cacheable in L1 data and instruction cache.
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册