Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
bug2833
cloud-kernel
提交
9723d95d
cloud-kernel
项目概览
bug2833
/
cloud-kernel
与 Fork 源项目一致
Fork自
openanolis / cloud-kernel
通知
1
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
cloud-kernel
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
提交
9723d95d
编写于
6月 21, 2005
作者:
L
Linus Torvalds
浏览文件
操作
浏览文件
下载
差异文件
Merge
rsync://rsync.kernel.org/pub/scm/linux/kernel/git/davem/sparc-2.6
上级
4a4f8fdb
7049e680
变更
2
隐藏空白更改
内联
并排
Showing
2 changed file
with
38 addition
and
2 deletion
+38
-2
arch/sparc64/solaris/socket.c
arch/sparc64/solaris/socket.c
+4
-2
include/asm-sparc64/processor.h
include/asm-sparc64/processor.h
+34
-0
未找到文件。
arch/sparc64/solaris/socket.c
浏览文件 @
9723d95d
...
...
@@ -317,8 +317,10 @@ asmlinkage int solaris_sendmsg(int fd, struct sol_nmsghdr __user *user_msg, unsi
unsigned
long
*
kcmsg
;
compat_size_t
cmlen
;
if
(
kern_msg
.
msg_controllen
>
sizeof
(
ctl
)
&&
kern_msg
.
msg_controllen
<=
256
)
{
if
(
kern_msg
.
msg_controllen
<=
sizeof
(
compat_size_t
))
return
-
EINVAL
;
if
(
kern_msg
.
msg_controllen
>
sizeof
(
ctl
))
{
err
=
-
ENOBUFS
;
ctl_buf
=
kmalloc
(
kern_msg
.
msg_controllen
,
GFP_KERNEL
);
if
(
!
ctl_buf
)
...
...
include/asm-sparc64/processor.h
浏览文件 @
9723d95d
...
...
@@ -192,6 +192,40 @@ extern unsigned long get_wchan(struct task_struct *task);
#define cpu_relax() barrier()
/* Prefetch support. This is tuned for UltraSPARC-III and later.
* UltraSPARC-I will treat these as nops, and UltraSPARC-II has
* a shallower prefetch queue than later chips.
*/
#define ARCH_HAS_PREFETCH
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH
static
inline
void
prefetch
(
const
void
*
x
)
{
/* We do not use the read prefetch mnemonic because that
* prefetches into the prefetch-cache which only is accessible
* by floating point operations in UltraSPARC-III and later.
* By contrast, "#one_write" prefetches into the L2 cache
* in shared state.
*/
__asm__
__volatile__
(
"prefetch [%0], #one_write"
:
/* no outputs */
:
"r"
(
x
));
}
static
inline
void
prefetchw
(
const
void
*
x
)
{
/* The most optimal prefetch to use for writes is
* "#n_writes". This brings the cacheline into the
* L2 cache in "owned" state.
*/
__asm__
__volatile__
(
"prefetch [%0], #n_writes"
:
/* no outputs */
:
"r"
(
x
));
}
#define spin_lock_prefetch(x) prefetchw(x)
#endif
/* !(__ASSEMBLY__) */
#endif
/* !(__ASM_SPARC64_PROCESSOR_H) */
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录