When used without the PLL we were accidentally clearing the MCLK/2
divider, resulting in a double rate SYSCLK when the divider should
have been used.
Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com>