i915_drv.h 34.2 KB
Newer Older
L
Linus Torvalds 已提交
1 2
/* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
 */
D
Dave Airlie 已提交
3
/*
4
 *
L
Linus Torvalds 已提交
5 6
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
D
Dave Airlie 已提交
28
 */
L
Linus Torvalds 已提交
29 30 31 32

#ifndef _I915_DRV_H_
#define _I915_DRV_H_

33
#include "i915_reg.h"
J
Jesse Barnes 已提交
34
#include "intel_bios.h"
35
#include <linux/io-mapping.h>
36

L
Linus Torvalds 已提交
37 38 39 40 41 42 43
/* General customization:
 */

#define DRIVER_AUTHOR		"Tungsten Graphics, Inc."

#define DRIVER_NAME		"i915"
#define DRIVER_DESC		"Intel Graphics"
44
#define DRIVER_DATE		"20080730"
L
Linus Torvalds 已提交
45

46 47 48 49 50
enum pipe {
	PIPE_A = 0,
	PIPE_B,
};

51 52 53 54 55
enum plane {
	PLANE_A = 0,
	PLANE_B,
};

56 57
#define I915_NUM_PIPE	2

L
Linus Torvalds 已提交
58 59 60
/* Interface history:
 *
 * 1.1: Original.
D
Dave Airlie 已提交
61 62
 * 1.2: Add Power Management
 * 1.3: Add vblank support
63
 * 1.4: Fix cmdbuffer path, add heap destroy
64
 * 1.5: Add vblank pipe configuration
=
=?utf-8?q?Michel_D=C3=A4nzer?= 已提交
65 66
 * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
 *      - Support vertical blank on secondary display pipe
L
Linus Torvalds 已提交
67 68
 */
#define DRIVER_MAJOR		1
=
=?utf-8?q?Michel_D=C3=A4nzer?= 已提交
69
#define DRIVER_MINOR		6
L
Linus Torvalds 已提交
70 71
#define DRIVER_PATCHLEVEL	0

72 73 74 75 76 77 78 79
#define WATCH_COHERENCY	0
#define WATCH_BUF	0
#define WATCH_EXEC	0
#define WATCH_LRU	0
#define WATCH_RELOC	0
#define WATCH_INACTIVE	0
#define WATCH_PWRITE	0

80 81 82 83 84 85 86 87 88 89 90 91
#define I915_GEM_PHYS_CURSOR_0 1
#define I915_GEM_PHYS_CURSOR_1 2
#define I915_GEM_PHYS_OVERLAY_REGS 3
#define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS)

struct drm_i915_gem_phys_object {
	int id;
	struct page **page_list;
	drm_dma_handle_t *handle;
	struct drm_gem_object *cur_obj;
};

L
Linus Torvalds 已提交
92 93 94 95 96 97 98
typedef struct _drm_i915_ring_buffer {
	unsigned long Size;
	u8 *virtual_start;
	int head;
	int tail;
	int space;
	drm_local_map_t map;
99
	struct drm_gem_object *ring_obj;
L
Linus Torvalds 已提交
100 101 102 103 104 105 106
} drm_i915_ring_buffer_t;

struct mem_block {
	struct mem_block *next;
	struct mem_block *prev;
	int start;
	int size;
107
	struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */
L
Linus Torvalds 已提交
108 109
};

110 111 112 113 114
struct opregion_header;
struct opregion_acpi;
struct opregion_swsci;
struct opregion_asle;

115 116 117 118 119 120 121 122
struct intel_opregion {
	struct opregion_header *header;
	struct opregion_acpi *acpi;
	struct opregion_swsci *swsci;
	struct opregion_asle *asle;
	int enabled;
};

123 124 125 126
struct drm_i915_master_private {
	drm_local_map_t *sarea;
	struct _drm_i915_sarea *sarea_priv;
};
127 128 129 130 131
#define I915_FENCE_REG_NONE -1

struct drm_i915_fence_reg {
	struct drm_gem_object *obj;
};
132

133 134 135 136 137 138 139
struct sdvo_device_mapping {
	u8 dvo_port;
	u8 slave_addr;
	u8 dvo_wiring;
	u8 initialized;
};

140 141 142 143 144 145 146 147 148 149 150 151 152
struct drm_i915_error_state {
	u32 eir;
	u32 pgtbl_er;
	u32 pipeastat;
	u32 pipebstat;
	u32 ipeir;
	u32 ipehr;
	u32 instdone;
	u32 acthd;
	u32 instpm;
	u32 instps;
	u32 instdone1;
	u32 seqno;
153
	u64 bbaddr;
154
	struct timeval time;
155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173
	struct drm_i915_error_object {
		int page_count;
		u32 gtt_offset;
		u32 *pages[0];
	} *ringbuffer, *batchbuffer[2];
	struct drm_i915_error_buffer {
		size_t size;
		u32 name;
		u32 seqno;
		u32 gtt_offset;
		u32 read_domains;
		u32 write_domain;
		u32 fence_reg;
		s32 pinned:2;
		u32 tiling:2;
		u32 dirty:1;
		u32 purgeable:1;
	} *active_bo;
	u32 active_bo_count;
174 175
};

176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192
struct drm_i915_display_funcs {
	void (*dpms)(struct drm_crtc *crtc, int mode);
	bool (*fbc_enabled)(struct drm_crtc *crtc);
	void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval);
	void (*disable_fbc)(struct drm_device *dev);
	int (*get_display_clock_speed)(struct drm_device *dev);
	int (*get_fifo_size)(struct drm_device *dev, int plane);
	void (*update_wm)(struct drm_device *dev, int planea_clock,
			  int planeb_clock, int sr_hdisplay, int pixel_size);
	/* clock updates for mode set */
	/* cursor updates */
	/* render clock increase/decrease */
	/* display clock increase/decrease */
	/* pll clock increase/decrease */
	/* clock gating init */
};

193 194
struct intel_overlay;

195 196 197 198 199 200 201 202 203 204 205 206 207
struct intel_device_info {
	u8 is_mobile : 1;
	u8 is_i8xx : 1;
	u8 is_i915g : 1;
	u8 is_i9xx : 1;
	u8 is_i945gm : 1;
	u8 is_i965g : 1;
	u8 is_i965gm : 1;
	u8 is_g33 : 1;
	u8 need_gfx_hws : 1;
	u8 is_g4x : 1;
	u8 is_pineview : 1;
	u8 is_ironlake : 1;
Z
Zhenyu Wang 已提交
208
	u8 is_gen6 : 1;
209 210 211 212
	u8 has_fbc : 1;
	u8 has_rc6 : 1;
	u8 has_pipe_cxsr : 1;
	u8 has_hotplug : 1;
213
	u8 cursor_needs_physical : 1;
214 215
};

216 217 218 219 220 221 222 223
enum no_fbc_reason {
	FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */
	FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */
	FBC_MODE_TOO_LARGE, /* mode too large for compression */
	FBC_BAD_PLANE, /* fbc not supported on plane */
	FBC_NOT_TILED, /* buffer not tiled */
};

L
Linus Torvalds 已提交
224
typedef struct drm_i915_private {
225 226
	struct drm_device *dev;

227 228
	const struct intel_device_info *info;

229 230
	int has_gem;

231
	void __iomem *regs;
L
Linus Torvalds 已提交
232

233
	struct pci_dev *bridge_dev;
L
Linus Torvalds 已提交
234 235
	drm_i915_ring_buffer_t ring;

236
	drm_dma_handle_t *status_page_dmah;
L
Linus Torvalds 已提交
237 238
	void *hw_status_page;
	dma_addr_t dma_status_page;
239
	uint32_t counter;
240 241
	unsigned int status_gfx_addr;
	drm_local_map_t hws_map;
242
	struct drm_gem_object *hws_obj;
243
	struct drm_gem_object *pwrctx;
L
Linus Torvalds 已提交
244

J
Jesse Barnes 已提交
245 246
	struct resource mch_res;

247
	unsigned int cpp;
L
Linus Torvalds 已提交
248 249 250 251 252 253 254
	int back_offset;
	int front_offset;
	int current_page;
	int page_flipping;

	wait_queue_head_t irq_queue;
	atomic_t irq_received;
255 256 257 258
	/** Protects user_irq_refcount and irq_mask_reg */
	spinlock_t user_irq_lock;
	/** Refcount for i915_user_irq_get() versus i915_user_irq_put(). */
	int user_irq_refcount;
259
	u32 trace_irq_seqno;
260 261
	/** Cached value of IMR to avoid reads in updating the bitfield */
	u32 irq_mask_reg;
262
	u32 pipestat[2];
263
	/** splitted irq regs for graphics and display engine on Ironlake,
264 265 266 267
	    irq_mask_reg is still used for display irq. */
	u32 gt_irq_mask_reg;
	u32 gt_irq_enable_reg;
	u32 de_irq_enable_reg;
268 269
	u32 pch_irq_mask_reg;
	u32 pch_irq_enable_reg;
L
Linus Torvalds 已提交
270

271 272 273
	u32 hotplug_supported_mask;
	struct work_struct hotplug_work;

L
Linus Torvalds 已提交
274 275 276
	int tex_lru_log_granularity;
	int allow_batchbuffer;
	struct mem_block *agp_heap;
D
Dave Airlie 已提交
277
	unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds;
278
	int vblank_pipe;
279

B
Ben Gamari 已提交
280 281 282 283 284 285
	/* For hangcheck timer */
#define DRM_I915_HANGCHECK_PERIOD 75 /* in jiffies */
	struct timer_list hangcheck_timer;
	int hangcheck_count;
	uint32_t last_acthd;

J
Jesse Barnes 已提交
286 287
	struct drm_mm vram;

288 289 290 291 292
	unsigned long cfb_size;
	unsigned long cfb_pitch;
	int cfb_fence;
	int cfb_plane;

J
Jesse Barnes 已提交
293 294
	int irq_enabled;

295 296
	struct intel_opregion opregion;

297 298 299
	/* overlay */
	struct intel_overlay *overlay;

J
Jesse Barnes 已提交
300 301 302 303
	/* LVDS info */
	int backlight_duty_cycle;  /* restore backlight to this value */
	bool panel_wants_dither;
	struct drm_display_mode *panel_fixed_mode;
304 305
	struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
	struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */
J
Jesse Barnes 已提交
306 307

	/* Feature bits from the VBIOS */
308 309 310 311
	unsigned int int_tv_support:1;
	unsigned int lvds_dither:1;
	unsigned int lvds_vbt:1;
	unsigned int int_crt_support:1;
312
	unsigned int lvds_use_ssc:1;
313
	unsigned int edp_support:1;
314
	int lvds_ssc_freq;
315
	int edp_bpp;
J
Jesse Barnes 已提交
316

317 318
	struct notifier_block lid_notifier;

319
	int crt_ddc_bus; /* 0 = unknown, else GPIO to use for CRT DDC */
320 321 322 323
	struct drm_i915_fence_reg fence_regs[16]; /* assume 965 */
	int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */
	int num_fence_regs; /* 8 on pre-965, 16 otherwise */

324 325
	unsigned int fsb_freq, mem_freq;

326 327
	spinlock_t error_lock;
	struct drm_i915_error_state *first_error;
328
	struct work_struct error_work;
329
	struct workqueue_struct *wq;
330

331 332 333
	/* Display functions */
	struct drm_i915_display_funcs display;

J
Jesse Barnes 已提交
334
	/* Register state */
335
	bool modeset_on_lid;
J
Jesse Barnes 已提交
336 337 338
	u8 saveLBB;
	u32 saveDSPACNTR;
	u32 saveDSPBCNTR;
339
	u32 saveDSPARB;
340
	u32 saveHWS;
J
Jesse Barnes 已提交
341 342 343 344 345 346 347 348 349 350 351 352 353 354 355
	u32 savePIPEACONF;
	u32 savePIPEBCONF;
	u32 savePIPEASRC;
	u32 savePIPEBSRC;
	u32 saveFPA0;
	u32 saveFPA1;
	u32 saveDPLL_A;
	u32 saveDPLL_A_MD;
	u32 saveHTOTAL_A;
	u32 saveHBLANK_A;
	u32 saveHSYNC_A;
	u32 saveVTOTAL_A;
	u32 saveVBLANK_A;
	u32 saveVSYNC_A;
	u32 saveBCLRPAT_A;
356
	u32 saveTRANSACONF;
357 358 359 360 361 362
	u32 saveTRANS_HTOTAL_A;
	u32 saveTRANS_HBLANK_A;
	u32 saveTRANS_HSYNC_A;
	u32 saveTRANS_VTOTAL_A;
	u32 saveTRANS_VBLANK_A;
	u32 saveTRANS_VSYNC_A;
363
	u32 savePIPEASTAT;
J
Jesse Barnes 已提交
364 365 366
	u32 saveDSPASTRIDE;
	u32 saveDSPASIZE;
	u32 saveDSPAPOS;
367
	u32 saveDSPAADDR;
J
Jesse Barnes 已提交
368 369 370
	u32 saveDSPASURF;
	u32 saveDSPATILEOFF;
	u32 savePFIT_PGM_RATIOS;
371
	u32 saveBLC_HIST_CTL;
J
Jesse Barnes 已提交
372 373
	u32 saveBLC_PWM_CTL;
	u32 saveBLC_PWM_CTL2;
374 375
	u32 saveBLC_CPU_PWM_CTL;
	u32 saveBLC_CPU_PWM_CTL2;
J
Jesse Barnes 已提交
376 377 378 379 380 381 382 383 384 385 386
	u32 saveFPB0;
	u32 saveFPB1;
	u32 saveDPLL_B;
	u32 saveDPLL_B_MD;
	u32 saveHTOTAL_B;
	u32 saveHBLANK_B;
	u32 saveHSYNC_B;
	u32 saveVTOTAL_B;
	u32 saveVBLANK_B;
	u32 saveVSYNC_B;
	u32 saveBCLRPAT_B;
387
	u32 saveTRANSBCONF;
388 389 390 391 392 393
	u32 saveTRANS_HTOTAL_B;
	u32 saveTRANS_HBLANK_B;
	u32 saveTRANS_HSYNC_B;
	u32 saveTRANS_VTOTAL_B;
	u32 saveTRANS_VBLANK_B;
	u32 saveTRANS_VSYNC_B;
394
	u32 savePIPEBSTAT;
J
Jesse Barnes 已提交
395 396 397
	u32 saveDSPBSTRIDE;
	u32 saveDSPBSIZE;
	u32 saveDSPBPOS;
398
	u32 saveDSPBADDR;
J
Jesse Barnes 已提交
399 400
	u32 saveDSPBSURF;
	u32 saveDSPBTILEOFF;
401 402 403
	u32 saveVGA0;
	u32 saveVGA1;
	u32 saveVGA_PD;
J
Jesse Barnes 已提交
404 405 406
	u32 saveVGACNTRL;
	u32 saveADPA;
	u32 saveLVDS;
407 408
	u32 savePP_ON_DELAYS;
	u32 savePP_OFF_DELAYS;
J
Jesse Barnes 已提交
409 410 411 412 413 414
	u32 saveDVOA;
	u32 saveDVOB;
	u32 saveDVOC;
	u32 savePP_ON;
	u32 savePP_OFF;
	u32 savePP_CONTROL;
415
	u32 savePP_DIVISOR;
J
Jesse Barnes 已提交
416 417 418
	u32 savePFIT_CONTROL;
	u32 save_palette_a[256];
	u32 save_palette_b[256];
419
	u32 saveDPFC_CB_BASE;
J
Jesse Barnes 已提交
420 421 422 423
	u32 saveFBC_CFB_BASE;
	u32 saveFBC_LL_BASE;
	u32 saveFBC_CONTROL;
	u32 saveFBC_CONTROL2;
424 425 426
	u32 saveIER;
	u32 saveIIR;
	u32 saveIMR;
427 428 429 430 431 432
	u32 saveDEIER;
	u32 saveDEIMR;
	u32 saveGTIER;
	u32 saveGTIMR;
	u32 saveFDI_RXA_IMR;
	u32 saveFDI_RXB_IMR;
433 434
	u32 saveCACHE_MODE_0;
	u32 saveMI_ARB_STATE;
J
Jesse Barnes 已提交
435 436 437 438 439
	u32 saveSWF0[16];
	u32 saveSWF1[16];
	u32 saveSWF2[3];
	u8 saveMSR;
	u8 saveSR[8];
440
	u8 saveGR[25];
J
Jesse Barnes 已提交
441
	u8 saveAR_INDEX;
442
	u8 saveAR[21];
J
Jesse Barnes 已提交
443
	u8 saveDACMASK;
444
	u8 saveCR[37];
445
	uint64_t saveFENCE[16];
446 447 448 449 450 451 452
	u32 saveCURACNTR;
	u32 saveCURAPOS;
	u32 saveCURABASE;
	u32 saveCURBCNTR;
	u32 saveCURBPOS;
	u32 saveCURBBASE;
	u32 saveCURSIZE;
453 454 455 456 457 458 459 460 461 462 463
	u32 saveDP_B;
	u32 saveDP_C;
	u32 saveDP_D;
	u32 savePIPEA_GMCH_DATA_M;
	u32 savePIPEB_GMCH_DATA_M;
	u32 savePIPEA_GMCH_DATA_N;
	u32 savePIPEB_GMCH_DATA_N;
	u32 savePIPEA_DP_LINK_M;
	u32 savePIPEB_DP_LINK_M;
	u32 savePIPEA_DP_LINK_N;
	u32 savePIPEB_DP_LINK_N;
464 465 466 467 468 469 470 471 472 473
	u32 saveFDI_RXA_CTL;
	u32 saveFDI_TXA_CTL;
	u32 saveFDI_RXB_CTL;
	u32 saveFDI_TXB_CTL;
	u32 savePFA_CTL_1;
	u32 savePFB_CTL_1;
	u32 savePFA_WIN_SZ;
	u32 savePFB_WIN_SZ;
	u32 savePFA_WIN_POS;
	u32 savePFB_WIN_POS;
474 475 476 477 478 479 480 481 482 483
	u32 savePCH_DREF_CONTROL;
	u32 saveDISP_ARB_CTL;
	u32 savePIPEA_DATA_M1;
	u32 savePIPEA_DATA_N1;
	u32 savePIPEA_LINK_M1;
	u32 savePIPEA_LINK_N1;
	u32 savePIPEB_DATA_M1;
	u32 savePIPEB_DATA_N1;
	u32 savePIPEB_LINK_M1;
	u32 savePIPEB_LINK_N1;
484
	u32 saveMCHBAR_RENDER_STANDBY;
485 486 487 488

	struct {
		struct drm_mm gtt_space;

489
		struct io_mapping *gtt_mapping;
490
		int gtt_mtrr;
491

492 493 494 495 496 497 498 499 500
		/**
		 * Membership on list of all loaded devices, used to evict
		 * inactive buffers under memory pressure.
		 *
		 * Modifications should only be done whilst holding the
		 * shrink_list_lock spinlock.
		 */
		struct list_head shrink_list;

501 502 503 504
		/**
		 * List of objects currently involved in rendering from the
		 * ringbuffer.
		 *
505 506 507 508
		 * Includes buffers having the contents of their GPU caches
		 * flushed, not necessarily primitives.  last_rendering_seqno
		 * represents when the rendering involved will be completed.
		 *
509 510
		 * A reference is held on the buffer while on this list.
		 */
511
		spinlock_t active_list_lock;
512 513 514 515 516 517 518
		struct list_head active_list;

		/**
		 * List of objects which are not in the ringbuffer but which
		 * still have a write_domain which needs to be flushed before
		 * unbinding.
		 *
519 520
		 * last_rendering_seqno is 0 while an object is in this list.
		 *
521 522 523 524
		 * A reference is held on the buffer while on this list.
		 */
		struct list_head flushing_list;

525 526 527 528 529 530 531 532 533
		/**
		 * List of objects currently pending a GPU write flush.
		 *
		 * All elements on this list will belong to either the
		 * active_list or flushing_list, last_rendering_seqno can
		 * be used to differentiate between the two elements.
		 */
		struct list_head gpu_write_list;

534 535 536 537
		/**
		 * LRU list of objects which are not in the ringbuffer and
		 * are ready to unbind, but are still in the GTT.
		 *
538 539
		 * last_rendering_seqno is 0 while an object is in this list.
		 *
540 541 542 543 544 545
		 * A reference is not held on the buffer while on this list,
		 * as merely being GTT-bound shouldn't prevent its being
		 * freed, and we'll pull it off the list in the free path.
		 */
		struct list_head inactive_list;

546 547 548
		/** LRU list of objects with fence regs on them. */
		struct list_head fence_list;

549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592
		/**
		 * List of breadcrumbs associated with GPU requests currently
		 * outstanding.
		 */
		struct list_head request_list;

		/**
		 * We leave the user IRQ off as much as possible,
		 * but this means that requests will finish and never
		 * be retired once the system goes idle. Set a timer to
		 * fire periodically while the ring is running. When it
		 * fires, go retire requests.
		 */
		struct delayed_work retire_work;

		uint32_t next_gem_seqno;

		/**
		 * Waiting sequence number, if any
		 */
		uint32_t waiting_gem_seqno;

		/**
		 * Last seq seen at irq time
		 */
		uint32_t irq_gem_seqno;

		/**
		 * Flag if the X Server, and thus DRM, is not currently in
		 * control of the device.
		 *
		 * This is set between LeaveVT and EnterVT.  It needs to be
		 * replaced with a semaphore.  It also needs to be
		 * transitioned away from for kernel modesetting.
		 */
		int suspended;

		/**
		 * Flag if the hardware appears to be wedged.
		 *
		 * This is set when attempts to idle the device timeout.
		 * It prevents command submission from occuring and makes
		 * every pending request fail
		 */
593
		atomic_t wedged;
594 595 596 597 598

		/** Bit 6 swizzling required for X tiling */
		uint32_t bit_6_swizzle_x;
		/** Bit 6 swizzling required for Y tiling */
		uint32_t bit_6_swizzle_y;
599 600 601

		/* storage for physical objects */
		struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT];
602
	} mm;
603
	struct sdvo_device_mapping sdvo_mappings[2];
604 605
	/* indicate whether the LVDS_BORDER should be enabled or not */
	unsigned int lvds_border_bits;
606

607 608 609 610
	struct drm_crtc *plane_to_crtc_mapping[2];
	struct drm_crtc *pipe_to_crtc_mapping[2];
	wait_queue_head_t pending_flip_queue;

611 612 613
	/* Reclocking support */
	bool render_reclock_avail;
	bool lvds_downclock_avail;
614 615
	/* indicates the reduced downclock for LVDS*/
	int lvds_downclock;
616 617 618 619
	struct work_struct idle_work;
	struct timer_list idle_timer;
	bool busy;
	u16 orig_clock;
Z
Zhao Yakui 已提交
620 621
	int child_dev_num;
	struct child_device_config *child_dev;
622
	struct drm_connector *int_lvds_connector;
623

624
	bool mchbar_need_disable;
625 626 627 628

	u8 cur_delay;
	u8 min_delay;
	u8 max_delay;
629 630

	enum no_fbc_reason no_fbc_reason;
L
Linus Torvalds 已提交
631 632
} drm_i915_private_t;

633 634 635 636 637 638 639 640 641
/** driver private structure attached to each drm_gem_object */
struct drm_i915_gem_object {
	struct drm_gem_object *obj;

	/** Current space allocated to this object in the GTT, if any. */
	struct drm_mm_node *gtt_space;

	/** This object's place on the active/flushing/inactive lists */
	struct list_head list;
642 643
	/** This object's place on GPU write list */
	struct list_head gpu_write_list;
644

645 646 647
	/** This object's place on the fenced object LRU */
	struct list_head fence_list;

648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663
	/**
	 * This is set if the object is on the active or flushing lists
	 * (has pending rendering), and is not set if it's on inactive (ready
	 * to be unbound).
	 */
	int active;

	/**
	 * This is set if the object has been written to since last bound
	 * to the GTT
	 */
	int dirty;

	/** AGP memory structure for our GTT binding. */
	DRM_AGP_MEM *agp_mem;

664 665
	struct page **pages;
	int pages_refcount;
666 667 668 669 670 671 672

	/**
	 * Current offset of the object in GTT space.
	 *
	 * This is the same as gtt_space->start
	 */
	uint32_t gtt_offset;
673

674 675 676 677 678 679 680 681 682 683 684
	/**
	 * Fake offset for use by mmap(2)
	 */
	uint64_t mmap_offset;

	/**
	 * Fence register bits (if any) for this object.  Will be set
	 * as needed when mapped into the GTT.
	 * Protected by dev->struct_mutex.
	 */
	int fence_reg;
685 686 687 688 689 690 691 692 693

	/** How many users have pinned this object in GTT space */
	int pin_count;

	/** Breadcrumb of last rendering to the buffer. */
	uint32_t last_rendering_seqno;

	/** Current tiling mode for the object. */
	uint32_t tiling_mode;
694
	uint32_t stride;
695

696 697 698
	/** Record of address bit 17 of each page at last unbind. */
	long *bit_17;

699 700 701
	/** AGP mapping type (AGP_USER_MEMORY or AGP_USER_CACHED_MEMORY */
	uint32_t agp_type;

702
	/**
703 704
	 * If present, while GEM_DOMAIN_CPU is in the read domain this array
	 * flags which individual pages are valid.
705 706
	 */
	uint8_t *page_cpu_valid;
J
Jesse Barnes 已提交
707 708 709 710

	/** User space pin count and filp owning the pin */
	uint32_t user_pin_count;
	struct drm_file *pin_filp;
711 712 713

	/** for phy allocated objects */
	struct drm_i915_gem_phys_object *phys_obj;
714 715 716 717 718 719

	/**
	 * Used for checking the object doesn't appear more than once
	 * in an execbuffer object list.
	 */
	int in_execbuffer;
720 721 722 723 724

	/**
	 * Advice: are the backing pages purgeable?
	 */
	int madv;
725 726 727 728 729 730 731

	/**
	 * Number of crtcs where this object is currently the fb, but
	 * will be page flipped away on the next vblank.  When it
	 * reaches 0, dev_priv->pending_flip_queue will be woken up.
	 */
	atomic_t pending_flip;
732 733
};

734 735
#define to_intel_bo(x) ((struct drm_i915_gem_object *) (x)->driver_private)

736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752
/**
 * Request queue structure.
 *
 * The request queue allows us to note sequence numbers that have been emitted
 * and may be associated with active buffers to be retired.
 *
 * By keeping this list, we can avoid having to do questionable
 * sequence-number comparisons on buffer last_rendering_seqnos, and associate
 * an emission time with seqnos for tracking how far ahead of the GPU we are.
 */
struct drm_i915_gem_request {
	/** GEM sequence number associated with this request. */
	uint32_t seqno;

	/** Time at which this request was emitted, in jiffies. */
	unsigned long emitted_jiffies;

753
	/** global list entry for this request */
754
	struct list_head list;
755 756 757

	/** file_priv list entry for this request */
	struct list_head client_list;
758 759 760 761
};

struct drm_i915_file_private {
	struct {
762
		struct list_head request_list;
763 764 765
	} mm;
};

J
Jesse Barnes 已提交
766 767 768 769 770 771 772
enum intel_chip_family {
	CHIP_I8XX = 0x01,
	CHIP_I9XX = 0x02,
	CHIP_I915 = 0x04,
	CHIP_I965 = 0x08,
};

773
extern struct drm_ioctl_desc i915_ioctls[];
774
extern int i915_max_ioctl;
J
Jesse Barnes 已提交
775
extern unsigned int i915_fbpercrtc;
776
extern unsigned int i915_powersave;
777
extern unsigned int i915_lvds_downclock;
778

779 780
extern int i915_suspend(struct drm_device *dev, pm_message_t state);
extern int i915_resume(struct drm_device *dev);
781 782
extern void i915_save_display(struct drm_device *dev);
extern void i915_restore_display(struct drm_device *dev);
783 784 785
extern int i915_master_create(struct drm_device *dev, struct drm_master *master);
extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master);

L
Linus Torvalds 已提交
786
				/* i915_dma.c */
787
extern void i915_kernel_lost_context(struct drm_device * dev);
788
extern int i915_driver_load(struct drm_device *, unsigned long flags);
J
Jesse Barnes 已提交
789
extern int i915_driver_unload(struct drm_device *);
790
extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv);
791
extern void i915_driver_lastclose(struct drm_device * dev);
792 793
extern void i915_driver_preclose(struct drm_device *dev,
				 struct drm_file *file_priv);
794 795
extern void i915_driver_postclose(struct drm_device *dev,
				  struct drm_file *file_priv);
796
extern int i915_driver_device_is_agp(struct drm_device * dev);
D
Dave Airlie 已提交
797 798
extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
			      unsigned long arg);
799
extern int i915_emit_box(struct drm_device *dev,
800
			 struct drm_clip_rect *boxes,
801
			 int i, int DR1, int DR4);
802
extern int i965_reset(struct drm_device *dev, u8 flags);
803

L
Linus Torvalds 已提交
804
/* i915_irq.c */
B
Ben Gamari 已提交
805
void i915_hangcheck_elapsed(unsigned long data);
806
void i915_destroy_error_state(struct drm_device *dev);
807 808 809 810
extern int i915_irq_emit(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
extern int i915_irq_wait(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
811
void i915_user_irq_get(struct drm_device *dev);
812
void i915_trace_irq_get(struct drm_device *dev, u32 seqno);
813
void i915_user_irq_put(struct drm_device *dev);
J
Jesse Barnes 已提交
814
extern void i915_enable_interrupt (struct drm_device *dev);
L
Linus Torvalds 已提交
815 816

extern irqreturn_t i915_driver_irq_handler(DRM_IRQ_ARGS);
817
extern void i915_driver_irq_preinstall(struct drm_device * dev);
818
extern int i915_driver_irq_postinstall(struct drm_device *dev);
819
extern void i915_driver_irq_uninstall(struct drm_device * dev);
820 821 822 823
extern int i915_vblank_pipe_set(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
extern int i915_vblank_pipe_get(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
824 825 826
extern int i915_enable_vblank(struct drm_device *dev, int crtc);
extern void i915_disable_vblank(struct drm_device *dev, int crtc);
extern u32 i915_get_vblank_counter(struct drm_device *dev, int crtc);
827
extern u32 gm45_get_vblank_counter(struct drm_device *dev, int crtc);
828 829
extern int i915_vblank_swap(struct drm_device *dev, void *data,
			    struct drm_file *file_priv);
830
extern void i915_enable_irq(drm_i915_private_t *dev_priv, u32 mask);
L
Linus Torvalds 已提交
831

832 833 834 835 836 837
void
i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);

void
i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);

838 839
void intel_enable_asle (struct drm_device *dev);

840

L
Linus Torvalds 已提交
841
/* i915_mem.c */
842 843 844 845 846 847 848 849
extern int i915_mem_alloc(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
extern int i915_mem_free(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
extern int i915_mem_init_heap(struct drm_device *dev, void *data,
			      struct drm_file *file_priv);
extern int i915_mem_destroy_heap(struct drm_device *dev, void *data,
				 struct drm_file *file_priv);
L
Linus Torvalds 已提交
850
extern void i915_mem_takedown(struct mem_block **heap);
851
extern void i915_mem_release(struct drm_device * dev,
852
			     struct drm_file *file_priv, struct mem_block *heap);
853 854 855 856 857 858 859 860 861 862 863
/* i915_gem.c */
int i915_gem_init_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_create_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
864 865
int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
866 867 868 869 870 871
int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
			      struct drm_file *file_priv);
int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
			     struct drm_file *file_priv);
int i915_gem_execbuffer(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
J
Jesse Barnes 已提交
872 873
int i915_gem_execbuffer2(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
874 875 876 877 878 879 880 881
int i915_gem_pin_ioctl(struct drm_device *dev, void *data,
		       struct drm_file *file_priv);
int i915_gem_unpin_ioctl(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
			    struct drm_file *file_priv);
882 883
int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
884 885 886 887 888 889 890 891
int i915_gem_entervt_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
int i915_gem_set_tiling(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_get_tiling(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
892 893
int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
894 895 896 897 898
void i915_gem_load(struct drm_device *dev);
int i915_gem_init_object(struct drm_gem_object *obj);
void i915_gem_free_object(struct drm_gem_object *obj);
int i915_gem_object_pin(struct drm_gem_object *obj, uint32_t alignment);
void i915_gem_object_unpin(struct drm_gem_object *obj);
899
int i915_gem_object_unbind(struct drm_gem_object *obj);
900
void i915_gem_release_mmap(struct drm_gem_object *obj);
901 902
void i915_gem_lastclose(struct drm_device *dev);
uint32_t i915_get_gem_seqno(struct drm_device *dev);
903
bool i915_seqno_passed(uint32_t seq1, uint32_t seq2);
904
int i915_gem_object_get_fence_reg(struct drm_gem_object *obj);
905
int i915_gem_object_put_fence_reg(struct drm_gem_object *obj);
906 907 908
void i915_gem_retire_requests(struct drm_device *dev);
void i915_gem_retire_work_handler(struct work_struct *work);
void i915_gem_clflush_object(struct drm_gem_object *obj);
J
Jesse Barnes 已提交
909 910 911 912 913 914 915
int i915_gem_object_set_domain(struct drm_gem_object *obj,
			       uint32_t read_domains,
			       uint32_t write_domain);
int i915_gem_init_ringbuffer(struct drm_device *dev);
void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
int i915_gem_do_init(struct drm_device *dev, unsigned long start,
		     unsigned long end);
916
int i915_gem_idle(struct drm_device *dev);
917 918 919
uint32_t i915_add_request(struct drm_device *dev, struct drm_file *file_priv,
			  uint32_t flush_domains);
int i915_do_wait_request(struct drm_device *dev, uint32_t seqno, int interruptible);
920
int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
J
Jesse Barnes 已提交
921 922
int i915_gem_object_set_to_gtt_domain(struct drm_gem_object *obj,
				      int write);
923
int i915_gem_object_set_to_display_plane(struct drm_gem_object *obj);
924 925 926 927 928
int i915_gem_attach_phys_object(struct drm_device *dev,
				struct drm_gem_object *obj, int id);
void i915_gem_detach_phys_object(struct drm_device *dev,
				 struct drm_gem_object *obj);
void i915_gem_free_all_phys_object(struct drm_device *dev);
929
int i915_gem_object_get_pages(struct drm_gem_object *obj, gfp_t gfpmask);
930
void i915_gem_object_put_pages(struct drm_gem_object *obj);
931
void i915_gem_release(struct drm_device * dev, struct drm_file *file_priv);
932
void i915_gem_object_flush_write_domain(struct drm_gem_object *obj);
933

934 935 936
void i915_gem_shrinker_init(void);
void i915_gem_shrinker_exit(void);

937 938
/* i915_gem_tiling.c */
void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);
939 940
void i915_gem_object_do_bit_17_swizzle(struct drm_gem_object *obj);
void i915_gem_object_save_bit_17_swizzle(struct drm_gem_object *obj);
J
Jesse Barnes 已提交
941 942
bool i915_tiling_ok(struct drm_device *dev, int stride, int size,
		    int tiling_mode);
943 944
bool i915_gem_object_fence_offset_ok(struct drm_gem_object *obj,
				     int tiling_mode);
945 946 947 948 949 950 951 952 953 954 955 956 957

/* i915_gem_debug.c */
void i915_gem_dump_object(struct drm_gem_object *obj, int len,
			  const char *where, uint32_t mark);
#if WATCH_INACTIVE
void i915_verify_inactive(struct drm_device *dev, char *file, int line);
#else
#define i915_verify_inactive(dev, file, line)
#endif
void i915_gem_object_check_coherency(struct drm_gem_object *obj, int handle);
void i915_gem_dump_object(struct drm_gem_object *obj, int len,
			  const char *where, uint32_t mark);
void i915_dump_lru(struct drm_device *dev, const char *where);
L
Linus Torvalds 已提交
958

959
/* i915_debugfs.c */
960 961
int i915_debugfs_init(struct drm_minor *minor);
void i915_debugfs_cleanup(struct drm_minor *minor);
962

963 964 965
/* i915_suspend.c */
extern int i915_save_state(struct drm_device *dev);
extern int i915_restore_state(struct drm_device *dev);
966 967 968 969

/* i915_suspend.c */
extern int i915_save_state(struct drm_device *dev);
extern int i915_restore_state(struct drm_device *dev);
970

971
#ifdef CONFIG_ACPI
972
/* i915_opregion.c */
973
extern int intel_opregion_init(struct drm_device *dev, int resume);
974
extern void intel_opregion_free(struct drm_device *dev, int suspend);
975
extern void opregion_asle_intr(struct drm_device *dev);
976
extern void ironlake_opregion_gse_intr(struct drm_device *dev);
977
extern void opregion_enable_asle(struct drm_device *dev);
978
#else
L
Len Brown 已提交
979
static inline int intel_opregion_init(struct drm_device *dev, int resume) { return 0; }
980
static inline void intel_opregion_free(struct drm_device *dev, int suspend) { return; }
981
static inline void opregion_asle_intr(struct drm_device *dev) { return; }
982
static inline void ironlake_opregion_gse_intr(struct drm_device *dev) { return; }
983 984
static inline void opregion_enable_asle(struct drm_device *dev) { return; }
#endif
985

J
Jesse Barnes 已提交
986 987 988
/* modesetting */
extern void intel_modeset_init(struct drm_device *dev);
extern void intel_modeset_cleanup(struct drm_device *dev);
989
extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state);
990
extern void i8xx_disable_fbc(struct drm_device *dev);
991
extern void g4x_disable_fbc(struct drm_device *dev);
J
Jesse Barnes 已提交
992

993 994 995 996 997 998 999 1000 1001 1002 1003
/**
 * Lock test for when it's just for synchronization of ring access.
 *
 * In that case, we don't need to do it when GEM is initialized as nobody else
 * has access to the ring.
 */
#define RING_LOCK_TEST_WITH_RETURN(dev, file_priv) do {			\
	if (((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == NULL) \
		LOCK_TEST_WITH_RETURN(dev, file_priv);			\
} while (0)

1004 1005 1006 1007 1008 1009
#define I915_READ(reg)          readl(dev_priv->regs + (reg))
#define I915_WRITE(reg, val)     writel(val, dev_priv->regs + (reg))
#define I915_READ16(reg)	readw(dev_priv->regs + (reg))
#define I915_WRITE16(reg, val)	writel(val, dev_priv->regs + (reg))
#define I915_READ8(reg)		readb(dev_priv->regs + (reg))
#define I915_WRITE8(reg, val)	writeb(val, dev_priv->regs + (reg))
1010
#define I915_WRITE64(reg, val)	writeq(val, dev_priv->regs + (reg))
1011
#define I915_READ64(reg)	readq(dev_priv->regs + (reg))
1012
#define POSTING_READ(reg)	(void)I915_READ(reg)
L
Linus Torvalds 已提交
1013 1014 1015

#define I915_VERBOSE 0

1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030
#define RING_LOCALS	volatile unsigned int *ring_virt__;

#define BEGIN_LP_RING(n) do {						\
	int bytes__ = 4*(n);						\
	if (I915_VERBOSE) DRM_DEBUG("BEGIN_LP_RING(%d)\n", (n));	\
	/* a wrap must occur between instructions so pad beforehand */	\
	if (unlikely (dev_priv->ring.tail + bytes__ > dev_priv->ring.Size)) \
		i915_wrap_ring(dev);					\
	if (unlikely (dev_priv->ring.space < bytes__))			\
		i915_wait_ring(dev, bytes__, __func__);			\
	ring_virt__ = (unsigned int *)					\
	        (dev_priv->ring.virtual_start + dev_priv->ring.tail);	\
	dev_priv->ring.tail += bytes__;					\
	dev_priv->ring.tail &= dev_priv->ring.Size - 1;			\
	dev_priv->ring.space -= bytes__;				\
L
Linus Torvalds 已提交
1031 1032
} while (0)

1033
#define OUT_RING(n) do {						\
L
Linus Torvalds 已提交
1034
	if (I915_VERBOSE) DRM_DEBUG("   OUT_RING %x\n", (int)(n));	\
1035
	*ring_virt__++ = (n);						\
L
Linus Torvalds 已提交
1036 1037 1038
} while (0)

#define ADVANCE_LP_RING() do {						\
1039 1040 1041
	if (I915_VERBOSE)						\
		DRM_DEBUG("ADVANCE_LP_RING %x\n", dev_priv->ring.tail);	\
	I915_WRITE(PRB0_TAIL, dev_priv->ring.tail);			\
L
Linus Torvalds 已提交
1042 1043
} while(0)

J
Jesse Barnes 已提交
1044
/**
1045 1046 1047
 * Reads a dword out of the status page, which is written to from the command
 * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or
 * MI_STORE_DATA_IMM.
J
Jesse Barnes 已提交
1048
 *
1049
 * The following dwords have a reserved meaning:
1050 1051 1052 1053 1054 1055
 * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes.
 * 0x04: ring 0 head pointer
 * 0x05: ring 1 head pointer (915-class)
 * 0x06: ring 2 head pointer (915-class)
 * 0x10-0x1b: Context status DWords (GM45)
 * 0x1f: Last written status offset. (GM45)
J
Jesse Barnes 已提交
1056
 *
1057
 * The area from dword 0x20 to 0x3ff is available for driver usage.
J
Jesse Barnes 已提交
1058
 */
1059
#define READ_HWSP(dev_priv, reg)  (((volatile u32*)(dev_priv->hw_status_page))[reg])
1060
#define READ_BREADCRUMB(dev_priv) READ_HWSP(dev_priv, I915_BREADCRUMB_INDEX)
1061
#define I915_GEM_HWS_INDEX		0x20
1062
#define I915_BREADCRUMB_INDEX		0x21
J
Jesse Barnes 已提交
1063

1064
extern int i915_wrap_ring(struct drm_device * dev);
1065
extern int i915_wait_ring(struct drm_device * dev, int n, const char *caller);
J
Jesse Barnes 已提交
1066

1067 1068 1069 1070 1071 1072
#define INTEL_INFO(dev)	(((struct drm_i915_private *) (dev)->dev_private)->info)

#define IS_I830(dev)		((dev)->pci_device == 0x3577)
#define IS_845G(dev)		((dev)->pci_device == 0x2562)
#define IS_I85X(dev)		((dev)->pci_device == 0x3582)
#define IS_I865G(dev)		((dev)->pci_device == 0x2572)
1073
#define IS_GEN2(dev)		(INTEL_INFO(dev)->is_i8xx)
1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085
#define IS_I915G(dev)		(INTEL_INFO(dev)->is_i915g)
#define IS_I915GM(dev)		((dev)->pci_device == 0x2592)
#define IS_I945G(dev)		((dev)->pci_device == 0x2772)
#define IS_I945GM(dev)		(INTEL_INFO(dev)->is_i945gm)
#define IS_I965G(dev)		(INTEL_INFO(dev)->is_i965g)
#define IS_I965GM(dev)		(INTEL_INFO(dev)->is_i965gm)
#define IS_GM45(dev)		((dev)->pci_device == 0x2A42)
#define IS_G4X(dev)		(INTEL_INFO(dev)->is_g4x)
#define IS_PINEVIEW_G(dev)	((dev)->pci_device == 0xa001)
#define IS_PINEVIEW_M(dev)	((dev)->pci_device == 0xa011)
#define IS_PINEVIEW(dev)	(INTEL_INFO(dev)->is_pineview)
#define IS_G33(dev)		(INTEL_INFO(dev)->is_g33)
1086 1087
#define IS_IRONLAKE_D(dev)	((dev)->pci_device == 0x0042)
#define IS_IRONLAKE_M(dev)	((dev)->pci_device == 0x0046)
1088 1089
#define IS_IRONLAKE(dev)	(INTEL_INFO(dev)->is_ironlake)
#define IS_I9XX(dev)		(INTEL_INFO(dev)->is_i9xx)
Z
Zhenyu Wang 已提交
1090
#define IS_GEN6(dev)		(INTEL_INFO(dev)->is_gen6)
1091
#define IS_MOBILE(dev)		(INTEL_INFO(dev)->is_mobile)
J
Jesse Barnes 已提交
1092

1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111
#define IS_GEN3(dev)	(IS_I915G(dev) ||			\
			 IS_I915GM(dev) ||			\
			 IS_I945G(dev) ||			\
			 IS_I945GM(dev) ||			\
			 IS_G33(dev) || \
			 IS_PINEVIEW(dev))
#define IS_GEN4(dev)	((dev)->pci_device == 0x2972 ||		\
			 (dev)->pci_device == 0x2982 ||		\
			 (dev)->pci_device == 0x2992 ||		\
			 (dev)->pci_device == 0x29A2 ||		\
			 (dev)->pci_device == 0x2A02 ||		\
			 (dev)->pci_device == 0x2A12 ||		\
			 (dev)->pci_device == 0x2E02 ||		\
			 (dev)->pci_device == 0x2E12 ||		\
			 (dev)->pci_device == 0x2E22 ||		\
			 (dev)->pci_device == 0x2E32 ||		\
			 (dev)->pci_device == 0x2A42 ||		\
			 (dev)->pci_device == 0x2E42)

1112
#define I915_NEED_GFX_HWS(dev)	(INTEL_INFO(dev)->need_gfx_hws)
J
Jesse Barnes 已提交
1113

1114 1115 1116 1117 1118
/* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
 * rows, which changed the alignment requirements and fence programming.
 */
#define HAS_128_BYTE_Y_TILING(dev) (IS_I9XX(dev) && !(IS_I915G(dev) || \
						      IS_I915GM(dev)))
1119 1120 1121 1122
#define SUPPORTS_DIGITAL_OUTPUTS(dev)	(IS_I9XX(dev) && !IS_PINEVIEW(dev))
#define SUPPORTS_INTEGRATED_HDMI(dev)	(IS_G4X(dev) || IS_IRONLAKE(dev))
#define SUPPORTS_INTEGRATED_DP(dev)	(IS_G4X(dev) || IS_IRONLAKE(dev))
#define SUPPORTS_EDP(dev)		(IS_IRONLAKE_M(dev))
1123
#define SUPPORTS_TV(dev)		(IS_I9XX(dev) && IS_MOBILE(dev) && \
1124
					!IS_IRONLAKE(dev) && !IS_PINEVIEW(dev))
1125
#define I915_HAS_HOTPLUG(dev)		 (INTEL_INFO(dev)->has_hotplug)
1126
/* dsparb controlled by hw only */
1127
#define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev))
1128

1129
#define HAS_FW_BLC(dev) (IS_I9XX(dev) || IS_G4X(dev) || IS_IRONLAKE(dev))
1130 1131 1132
#define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr)
#define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc)
#define I915_HAS_RC6(dev) (INTEL_INFO(dev)->has_rc6)
1133

1134 1135 1136
#define HAS_PCH_SPLIT(dev) (IS_IRONLAKE(dev) ||	\
			    IS_GEN6(dev))

J
Jesse Barnes 已提交
1137
#define PRIMARY_RINGBUFFER_SIZE         (128*1024)
D
Dave Airlie 已提交
1138

L
Linus Torvalds 已提交
1139
#endif