md_rcu.c 10.3 KB
Newer Older
E
essemi-yuzr 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378
/**
  ******************************************************************************
  * @file    md_rcu.c
  * @brief   ES32F0271 RCU Source File.
  *
  * @version V1.00.01
  * @data    6/12/2018
  * @author  Eastsoft AE Team
  * @note
  * detailed description
  *
  * Copyright (C) 2018 Shanghai Eastsoft Microelectronics Co., Ltd. ALL rights reserved.
  *******************************************************************************
  */

/* Includes -------------------------------------------------------------------*/
#include "md_rcu.h"
#include "md_fc.h"
#include "system_es32f027x.h"

/** @addtogroup Micro_Driver
  * @{
  */


/** @defgroup RCU RCU
  * @brief RCU micro driver
  * @{
  */


/* Private types --------------------------------------------------------------*/
/* Private variables ----------------------------------------------------------*/
/* Private constants ----------------------------------------------------------*/
/* Private macros -------------------------------------------------------------*/
/** @defgroup MD_RCU_Private_Macros RCU Private Macros
  * @{
  */


/**
  * @} MD_RCU_Private_Macros
  */

/* Private function prototypes ------------------------------------------------*/

/* Public functions -----------------------------------------------------------*/
/** @addtogroup MD_RCU_Public_Functions RCU Public Functions
  * @{
  */

/** @addtogroup MD_RCU_PF_Init RCU Public Init Functions
  * @{
  */

/**
  * @brief
  * @param
  * @retval None
  */
void md_rcu_init(void)
{
  uint8_t  pllmux;

  md_fc_set_con_wait(3);

  md_rcu_set_cfg_mpre(RCU, 0UL);
  md_rcu_set_cfg_msw(RCU, MD_RCU_MCO_DISABLE);
  md_rcu_set_cfg_pllmul(RCU, 12 - 1);
  md_rcu_set_cfg_pllsrc(RCU, MD_RCU_PLL_SRC_HRC);
  md_rcu_set_cfg_hoscdiv(RCU, 2 - 1);
  md_rcu_set_cfg_ppre(RCU, MD_RCU_PPRE_HCLK_DIV_1);
  md_rcu_set_cfg_hpre(RCU, MD_RCU_HPRE_SYSCLK_DIV_1);
  md_rcu_set_cfg_sw(RCU, MD_RCU_SYSCLK_PLL0);

  md_rcu_disable_con_csson(RCU);
  md_rcu_disable_con_pll1on(RCU);
  md_rcu_enable_con_pll0on(RCU);
  md_rcu_disable_con_loscon(RCU);
  md_rcu_disable_con_lrcon(RCU);
  md_rcu_disable_con_hoscon(RCU);
  md_rcu_enable_con_hrcon(RCU);

  md_rcu_set_cfg_ckcfg(RCU);

  /*  while(md_rcu_get_con_hoscrdy(RCU)==0)  {} */

  /*  while(md_rcu_get_con_pll0rdy(RCU)==0)  {} */


  if (RCU->CON & RCU_CON_HRCON_MSK)                 /* if HRC enbale */
    while (md_rcu_get_con_hrcrdy(RCU) == 0);  /* Wait for HRCRDY = 1 (HRC is ready)*/


  if (RCU->CON & RCU_CON_HOSCON_MSK)                  /* if HOSC enbale */
    while (md_rcu_get_con_hoscrdy(RCU) == 0);  /* Wait for HOSCRDY = 1 (HOSC is ready)*/


  if (RCU->CON & RCU_CON_LRCON_MSK)                  /* if LRC enbale */
    while (md_rcu_get_con_lrcrdy(RCU) == 0);  /* Wait for LRCRDY = 1 (LRC is ready)*/


  if (RCU->CON & RCU_CON_LOSCON_MSK)                 /* if LOSC enbale */
    while (md_rcu_get_con_loscrdy(RCU) == 0);  /* Wait for LOSCRDY = 1 (LOSC is ready)*/

  if (RCU->CON & RCU_CON_PLL0ON_MSK)             /* if PLL enbale */
    while (md_rcu_get_con_pll0rdy(RCU) == 0); /* Wait for PLLRDY = 1 (PLL is ready)*/



  /* PLL Reference Clock Source*/
  if (md_rcu_get_cfg_pllsrc(RCU))
    PLL0Frequency = (uint32_t)(__HOSC / (md_rcu_get_cfg_pllsrc(RCU) + 1));
  else
    PLL0Frequency = (uint32_t)(__HRC);

  /* System Frequency */
  switch (md_rcu_get_cfg_sw(RCU)) /* System clock switch(SYSCLK) */
  {
    case 0: /*================= HRC selected as system clock*/
      SystemCoreClock = (uint32_t)(__HRC);
      break;

    case 1: /*================= HOSC selected as system clock*/
      SystemCoreClock = (uint32_t)(__HOSC);
      break;

    case 2: /*================= LRC selected as system clock*/
      SystemCoreClock = (uint32_t)(__LRC);
      break;

    case 3: /*================= LOSC selected as system clock*/
      SystemCoreClock = (uint32_t)(__LOSC);
      break;

    case 4: /*================= PLL selected as system clock*/
      pllmux = md_rcu_get_cfg_pllmul(RCU) + 1;

      if (pllmux >= 18)  pllmux = 18;

      SystemCoreClock = (uint32_t)(PLL0Frequency * pllmux);
      break;

    default:
      SystemCoreClock = (uint32_t)(__HRC);
      break;
  }

  /* Core Frequency */
  if (md_rcu_get_cfg_hpre(RCU))
    SystemFrequency_SysClk = SystemCoreClock >> ((md_rcu_get_cfg_hpre(RCU) & 0x07) + 1);
  else
    SystemFrequency_SysClk = SystemCoreClock;

  /* AHB Frequency */
  SystemFrequency_AHBClk = SystemFrequency_SysClk;

  /* APB Frequency */
  if (md_rcu_get_cfg_ppre(RCU))
    SystemFrequency_APBClk = SystemFrequency_SysClk >> ((md_rcu_get_cfg_ppre(RCU) & 0x03) + 1);
  else
    SystemFrequency_APBClk = SystemFrequency_SysClk;


  if (SystemFrequency_AHBClk / 1000000 > 72)
    md_fc_set_con_wait(3);
  else if (SystemFrequency_AHBClk / 1000000 > 48)
    md_fc_set_con_wait(2);
  else if (SystemFrequency_AHBClk / 1000000 > 24)
    md_fc_set_con_wait(1);
  else
    md_fc_set_con_wait(0);
}

void md_rcu_init_set(RCU_TypeDef *rcu, md_rcu_init_typedef *RCU_InitStruct)
{
  uint8_t  pllmux;

  md_fc_set_con_wait(3);

  md_rcu_set_cfg_mpre(rcu, RCU_InitStruct->Mpre);
  md_rcu_set_cfg_msw(rcu, RCU_InitStruct->Msw);
  md_rcu_set_cfg_pllmul(rcu, (RCU_InitStruct->PllMul) - 1);
  md_rcu_set_cfg_pllsrc(rcu, RCU_InitStruct->PllSrc);
  md_rcu_set_cfg_hoscdiv(rcu, (RCU_InitStruct->HoscDiv) - 1);
  md_rcu_set_cfg_ppre(rcu, RCU_InitStruct->Ppre);
  md_rcu_set_cfg_hpre(rcu, RCU_InitStruct->Hpre);
  md_rcu_set_cfg_sw(rcu, RCU_InitStruct->Sw);  
  
  if(RCU_InitStruct->SysClock & RCU_CON_CSSON_MSK)
    md_rcu_enable_con_csson(rcu);
  else
    md_rcu_disable_con_csson(rcu);  
  
  if(RCU_InitStruct->SysClock & RCU_CON_PLL1ON_MSK)
    md_rcu_enable_con_pll1on(rcu);
  else
    md_rcu_disable_con_pll1on(rcu);  
  
  if(RCU_InitStruct->SysClock & RCU_CON_PLL0ON_MSK)
    md_rcu_enable_con_pll0on(rcu);
  else
    md_rcu_disable_con_pll0on(rcu);  
  
  if(RCU_InitStruct->SysClock & RCU_CON_LOSCON_MSK)
    md_rcu_enable_con_loscon(rcu);
  else
    md_rcu_disable_con_loscon(rcu);  
  
  if(RCU_InitStruct->SysClock & RCU_CON_LRCON_MSK)
    md_rcu_enable_con_lrcon(rcu);
  else
    md_rcu_disable_con_lrcon(rcu);  
  
  if(RCU_InitStruct->SysClock & RCU_CON_HOSCON_MSK)
    md_rcu_enable_con_hoscon(rcu);
  else
    md_rcu_disable_con_hoscon(rcu);  
  
  if(RCU_InitStruct->SysClock & RCU_CON_HRCON_MSK)
    md_rcu_enable_con_hrcon(rcu);
  else
    md_rcu_disable_con_hrcon(rcu);  
  
  md_rcu_set_cfg_ckcfg(rcu);

  /*  while(md_rcu_get_con_hoscrdy(RCU)==0)  {} */

  /*  while(md_rcu_get_con_pll0rdy(RCU)==0)  {} */


  if (RCU->CON & RCU_CON_HRCON_MSK)                 /* if HRC enbale */
    while (md_rcu_get_con_hrcrdy(rcu) == 0);  /* Wait for HRCRDY = 1 (HRC is ready)*/


  if (RCU->CON & RCU_CON_HOSCON_MSK)                  /* if HOSC enbale */
    while (md_rcu_get_con_hoscrdy(rcu) == 0);  /* Wait for HOSCRDY = 1 (HOSC is ready)*/


  if (RCU->CON & RCU_CON_LRCON_MSK)                  /* if LRC enbale */
    while (md_rcu_get_con_lrcrdy(rcu) == 0);  /* Wait for LRCRDY = 1 (LRC is ready)*/


  if (RCU->CON & RCU_CON_LOSCON_MSK)                 /* if LOSC enbale */
    while (md_rcu_get_con_loscrdy(rcu) == 0);  /* Wait for LOSCRDY = 1 (LOSC is ready)*/

  if (RCU->CON & RCU_CON_PLL0ON_MSK)             /* if PLL enbale */
    while (md_rcu_get_con_pll0rdy(rcu) == 0); /* Wait for PLLRDY = 1 (PLL is ready)*/



  /* PLL Reference Clock Source*/
  if (md_rcu_get_cfg_pllsrc(rcu))
    PLL0Frequency = (uint32_t)(__HOSC / (md_rcu_get_cfg_pllsrc(rcu) + 1));
  else
    PLL0Frequency = (uint32_t)(__HRC);

  /* System Frequency */
  switch (md_rcu_get_cfg_sw(rcu)) /* System clock switch(SYSCLK) */
  {
    case 0: /*================= HRC selected as system clock*/
      SystemCoreClock = (uint32_t)(__HRC);
      break;

    case 1: /*================= HOSC selected as system clock*/
      SystemCoreClock = (uint32_t)(__HOSC);
      break;

    case 2: /*================= LRC selected as system clock*/
      SystemCoreClock = (uint32_t)(__LRC);
      break;

    case 3: /*================= LOSC selected as system clock*/
      SystemCoreClock = (uint32_t)(__LOSC);
      break;

    case 4: /*================= PLL selected as system clock*/
      pllmux = md_rcu_get_cfg_pllmul(rcu) + 1;

      if (pllmux >= 18)  pllmux = 18;

      SystemCoreClock = (uint32_t)(PLL0Frequency * pllmux);
      break;

    default:
      SystemCoreClock = (uint32_t)(__HRC);
      break;
  }

  /* Core Frequency */
  if (md_rcu_get_cfg_hpre(rcu))
    SystemFrequency_SysClk = SystemCoreClock >> ((md_rcu_get_cfg_hpre(rcu) & 0x07) + 1);
  else
    SystemFrequency_SysClk = SystemCoreClock;

  /* AHB Frequency */
  SystemFrequency_AHBClk = SystemFrequency_SysClk;

  /* APB Frequency */
  if (md_rcu_get_cfg_ppre(rcu))
    SystemFrequency_APBClk = SystemFrequency_SysClk >> ((md_rcu_get_cfg_ppre(rcu) & 0x03) + 1);
  else
    SystemFrequency_APBClk = SystemFrequency_SysClk;


  if (SystemFrequency_AHBClk / 1000000 > 72)
    md_fc_set_con_wait(3);
  else if (SystemFrequency_AHBClk / 1000000 > 48)
    md_fc_set_con_wait(2);
  else if (SystemFrequency_AHBClk / 1000000 > 24)
    md_fc_set_con_wait(1);
  else
    md_fc_set_con_wait(0);
}


/**
  * @brief
  * @param
  * @retval None
  */
void md_rcu_pllreinit(uint8_t pllmul)
{
  md_rcu_set_cfg_pllmul(RCU, pllmul);
  md_rcu_set_cfg_ckcfg(RCU);

  /* PLL Reference Clock Source */
  if (md_rcu_get_cfg_pllsrc(RCU))
    PLL0Frequency = (uint32_t)(__HOSC / (md_rcu_get_cfg_pllsrc(RCU) + 1));
  else
    PLL0Frequency = (uint32_t)(__HRC);

  SystemCoreClock = (uint32_t)(PLL0Frequency * (pllmul + 1));

  /* Core Frequency */
  if (md_rcu_get_cfg_hpre(RCU))
    SystemFrequency_SysClk = SystemCoreClock >> ((md_rcu_get_cfg_hpre(RCU) & 0x07) + 1);
  else
    SystemFrequency_SysClk = SystemCoreClock;

  /* AHB Frequency */
  SystemFrequency_AHBClk = SystemFrequency_SysClk;

  /* APB Frequency */
  if (md_rcu_get_cfg_ppre(RCU))
    SystemFrequency_APBClk = SystemFrequency_SysClk >> ((md_rcu_get_cfg_ppre(RCU) & 0x03) + 1);
  else
    SystemFrequency_APBClk = SystemFrequency_SysClk;

  md_fc_set_con_wait(3);

  if (SystemFrequency_AHBClk / 1000000 > 72)
    md_fc_set_con_wait(3);
  else if (SystemFrequency_AHBClk / 1000000 > 48)
    md_fc_set_con_wait(2);
  else if (SystemFrequency_AHBClk / 1000000 > 24)
    md_fc_set_con_wait(1);
  else
    md_fc_set_con_wait(0);
}

/**
  * @} MD_RCU_PF_Init
  */

/**
  * @} MD_RCU_Public_Functions
  */

/**
  * @} RCU
  */

/**
  * @} Micro_Driver
  */

/******************* (C) COPYRIGHT Eastsoft Microelectronics *****END OF FILE****/