* But this yields bad timing result on FPGA, since we directly use the
  rdata from SRAM to achieve forwarding. Maybe we should move the
  forwarding logic to s3 by recording the write data if it write the
  same set as s2.