Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
BaiXuePrincess
rt-thread
提交
a58078d1
R
rt-thread
项目概览
BaiXuePrincess
/
rt-thread
与 Fork 源项目一致
Fork自
RT-Thread / rt-thread
通知
1
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
R
rt-thread
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
提交
a58078d1
编写于
5月 12, 2015
作者:
肉肉_Alex
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
No commit message
No commit message
上级
bd592766
变更
9
展开全部
隐藏空白更改
内联
并排
Showing
9 changed file
with
8945 addition
and
8758 deletion
+8945
-8758
bsp/CME_M7/StdPeriph_Driver/inc/cmem7.h
bsp/CME_M7/StdPeriph_Driver/inc/cmem7.h
+8014
-7945
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_conf.h
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_conf.h
+9
-2
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_eth.h
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_eth.h
+417
-382
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_flash.h
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_flash.h
+9
-1
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_gpio.h
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_gpio.h
+11
-0
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_includes.h
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_includes.h
+10
-0
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_misc.h
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_misc.h
+276
-236
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_rtc.h
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_rtc.h
+89
-89
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_wdg.h
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_wdg.h
+110
-103
未找到文件。
bsp/CME_M7/StdPeriph_Driver/inc/cmem7.h
浏览文件 @
a58078d1
此差异已折叠。
点击以展开。
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_conf.h
浏览文件 @
a58078d1
...
...
@@ -43,7 +43,12 @@
#define _TIM
#define _UART
#define _USB
#define _WDG
#define _WDG
//#define _MARVELL
//#define _IP1826D
#define _M7NORFLASH
#define _ME_6095_F
#define USE_FULL_ASSERT 1
...
...
@@ -71,7 +76,9 @@ typedef enum _BOOL {FALSE = 0, TRUE = 1} BOOL;
/**
* System clock frequency, unit is Hz.
*/
#define SYSTEM_CLOCK_FREQ 200000000
#define SYSTEM_CLOCK_FREQ 300000000
//250000000
//300000000
/**
* @brief usecond delay
...
...
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_eth.h
浏览文件 @
a58078d1
此差异已折叠。
点击以展开。
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_flash.h
浏览文件 @
a58078d1
...
...
@@ -200,7 +200,15 @@ void FLASH_Read(uint8_t ReadMode, uint32_t addr, uint16_t size, uint8_t* data);
* @param[out] data A pointer to the data to be written
* @retval None
*/
void
FLASH_Write
(
uint32_t
addr
,
uint16_t
size
,
uint8_t
*
data
);
void
FLASH_Write
(
uint32_t
addr
,
uint16_t
size
,
uint8_t
*
data
);
void
flash_WaitInWritting
(
void
)
;
void
flash_WaitReadFifoNotEmpty
(
void
);
uint16_t
flash_ReadFifo
(
uint16_t
size
,
uint8_t
*
data
)
;
#ifdef __cplusplus
}
...
...
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_gpio.h
浏览文件 @
a58078d1
...
...
@@ -139,6 +139,17 @@ void GPIO_InitPwm(uint8_t Channel, uint32_t HighLevelNanoSecond, uint32_t LowLev
* @retval None
*/
void
GPIO_EnablePwm
(
uint8_t
Channel
,
BOOL
Enable
);
/**
xjf 20150324
**/
void
GPIO_SetBits
(
uint32_t
mask
);
void
GPIO_clrBits
(
uint32_t
mask
);
uint32_t
GPIO_getBits
(
uint32_t
mask
);
#ifdef __cplusplus
}
...
...
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_includes.h
浏览文件 @
a58078d1
...
...
@@ -101,6 +101,16 @@
#ifdef _WDG
#include "cmem7_wdg.h"
#endif
#ifdef _MARVELL
#include <marvel_98dx242.h>
#include <s24g_i2c.h>
#endif
#ifdef _IP1826D
#include <ip1826d_v00.h>
#endif
#ifdef __cplusplus
}
...
...
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_misc.h
浏览文件 @
a58078d1
此差异已折叠。
点击以展开。
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_rtc.h
浏览文件 @
a58078d1
/**
*****************************************************************************
* @file cmem7_rtc.h
*
* @brief CMEM7 RTC header file
*
*
* @version V1.0
* @date 3. September 2013
*
* @note
*
*****************************************************************************
* @attention
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, CAPITAL-MICRO SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>© COPYRIGHT 2013 Capital-micro </center></h2>
*****************************************************************************
*/
#ifndef __CMEM7_RTC_H
#define __CMEM7_RTC_H
#ifdef __cplusplus
extern
"C"
{
#endif
#include "cmem7.h"
#include "cmem7_conf.h"
/** @defgroup RTC_Int
* @{
*/
#define RTC_Int_Second ((uint32_t)0x00000001)
#define RTC_Int_Mi
crosecond ((uint32_t)0x00000002)
#define RTC_Int_All ((uint32_t)0x00000003)
#define IS_RTC_INT(INT) (((INT) != 0) && (((INT) & ~RTC_Int_All) == 0))
/**
* @}
*/
/**
* @brief Enable or disable RTC interrupt.
* @param[in] Int interrupt mask bits, which can be the combination of @ref RTC_Int
* @param[in] Enable The bit indicates if specific interrupts are enable or not
* @retval None
*/
void
RTC_
EnableInt
(
uint32_t
Int
,
BOOL
Enable
);
/**
* @brief Check specific interrupts are set or not
* @param[in] Int interrupt mask bits, which can be the combination of @ref RTC_Int
* @retval BOOL The bit indicates if specific interrupts are set or not
*/
BOOL
RTC_GetI
ntStatus
(
uint32_t
Int
);
/**
* @brief Clear specific interrupts
* @param[in] Int interrupt mask bits, which can be the combination of @ref RTC_Int
* @retval None
*/
void
RTC_ClearI
nt
(
uint32_t
Int
);
/**
* @brief Get seconds since power up
* @param None
* @retval uint32_t Seconds since power up
*/
uint32_t
RTC_GetSecond
(
void
);
/**
* @brief Get current mi
cro-seconds
* @param None
* @retval uint32_t Current mi
cro-seconds
*/
uint16_t
RTC_GetMi
croSecond
(
void
);
#ifdef __cplusplus
}
#endif
#endif
/* __CMEM7_RTC_H */
/**
*****************************************************************************
* @file cmem7_rtc.h
*
* @brief CMEM7 RTC header file
*
*
* @version V1.0
* @date 3. September 2013
*
* @note
*
*****************************************************************************
* @attention
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, CAPITAL-MICRO SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>© COPYRIGHT 2013 Capital-micro </center></h2>
*****************************************************************************
*/
#ifndef __CMEM7_RTC_H
#define __CMEM7_RTC_H
#ifdef __cplusplus
extern
"C"
{
#endif
#include "cmem7.h"
#include "cmem7_conf.h"
/** @defgroup RTC_Int
* @{
*/
#define RTC_Int_Second ((uint32_t)0x00000001)
#define RTC_Int_Mi
llsecond ((uint32_t)0x00000002)
#define RTC_Int_All ((uint32_t)0x00000003)
#define IS_RTC_INT(INT) (((INT) != 0) && (((INT) & ~RTC_Int_All) == 0))
/**
* @}
*/
/**
* @brief Enable or disable RTC interrupt.
* @param[in] Int interrupt mask bits, which can be the combination of @ref RTC_Int
* @param[in] Enable The bit indicates if specific interrupts are enable or not
* @retval None
*/
void
RTC_
ITConfig
(
uint32_t
Int
,
BOOL
Enable
);
/**
* @brief Check specific interrupts are set or not
* @param[in] Int interrupt mask bits, which can be the combination of @ref RTC_Int
* @retval BOOL The bit indicates if specific interrupts are set or not
*/
BOOL
RTC_GetI
TStatus
(
uint32_t
Int
);
/**
* @brief Clear specific interrupts
* @param[in] Int interrupt mask bits, which can be the combination of @ref RTC_Int
* @retval None
*/
void
RTC_ClearI
TPendingBit
(
uint32_t
Int
);
/**
* @brief Get seconds since power up
* @param None
* @retval uint32_t Seconds since power up
*/
uint32_t
RTC_GetSecond
(
void
);
/**
* @brief Get current mi
llseconds
* @param None
* @retval uint32_t Current mi
llseconds
*/
uint16_t
RTC_GetMi
llSecond
(
void
);
#ifdef __cplusplus
}
#endif
#endif
/* __CMEM7_RTC_H */
bsp/CME_M7/StdPeriph_Driver/inc/cmem7_wdg.h
浏览文件 @
a58078d1
/**
*****************************************************************************
* @file cmem7_wdg.h
*
* @brief CMEM7 watchdog header file
*
*
* @version V1.0
* @date 3. September 2013
*
* @note
*
*****************************************************************************
* @attention
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, CAPITAL-MICRO SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>© COPYRIGHT 2013 Capital-micro </center></h2>
*****************************************************************************
*/
#ifndef __CMEM7_WDG_H
#define __CMEM7_WDG_H
#ifdef __cplusplus
extern
"C"
{
#endif
#include "cmem7.h"
#include "cmem7_conf.h"
/** @defgroup WDG_INT
* @{
*/
#define WDG_INT_QUARTER 0
#define WDG_INT_HALF 1
#define IS_WDG_INT(INT) (((INT) == WDG_INT_QUARTER) || \
((INT) == WDG_INT_HALF))
/**
* @}
*/
/** @defgroup WDG_TRIGGER_MODE
* @{
*/
#define WDG_TRIGGER_MODE_EDGE 0
#define WDG_TRIGGER_MODE_LEVEL 1
#define IS_WDG_TRIGGER_MODE(TRI) (((TRI) == WDG_TRIGGER_MODE_EDGE) || \
((TRI) == WDG_TRIGGER_MODE_LEVEL))
/**
* @}
*/
/**
* @brief Watchdog initialization
* @note This function should be called at first before any other interfaces.
* @param[in] trigger Watchdog interrupt trigger mode, which is a value of @ref WDG_TRIGGER_MODE
* @param[in] ResetMicroSecond MicroSeconds lasts before global reset
* @retval None
*/
void
WDG_Init
(
uint8_t
trigger
,
uint16_t
ResetMicroSecond
);
/**
* @brief Enable or disable watchdog interrupt.
* @param[in] Int interrupt mask bits, which is a value of @ref WDG_INT
* @param[in] Enable The bit indicates if the specific interrupt are enable or not
* @retval None
*/
void
WDG_EnableInt
(
uint8_t
Int
,
BOOL
Enable
);
/**
* @brief Check the specific interrupt are set or not
* @param None
* @retval BOOL The bit indicates if the specific interrupt are set or not
*/
BOOL
WDG_GetIntStatus
(
void
);
/**
* @brief Clear the specific interrupt
* @param None
* @retval None
*/
void
WDG_ClearInt
(
void
);
/**
* @brief Enable or disable watchdog.
* @param[in] Enable The bit indicates if watchdog is enable or not
* @retval None
*/
void
WDG_Enable
(
BOOL
Enable
);
#ifdef __cplusplus
}
#endif
#endif
/* __CMEM7_WDG_H */
/**
*****************************************************************************
* @file cmem7_wdg.h
*
* @brief CMEM7 watchdog header file
*
*
* @version V1.0
* @date 3. September 2013
*
* @note
*
*****************************************************************************
* @attention
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, CAPITAL-MICRO SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>© COPYRIGHT 2013 Capital-micro </center></h2>
*****************************************************************************
*/
#ifndef __CMEM7_WDG_H
#define __CMEM7_WDG_H
#ifdef __cplusplus
extern
"C"
{
#endif
#include "cmem7.h"
#include "cmem7_conf.h"
/** @defgroup WDG_INT
* @{
*/
#define WDG_INT_QUARTER 0
#define WDG_INT_HALF 1
#define IS_WDG_INT(INT) (((INT) == WDG_INT_QUARTER) || \
((
INT
)
==
WDG_INT_HALF
))
/**
* @}
*/
/** @defgroup WDG_TRIGGER_MODE
* @{
*/
#define WDG_TRIGGER_MODE_EDGE 0
#define WDG_TRIGGER_MODE_LEVEL 1
#define IS_WDG_TRIGGER_MODE(TRI) (((TRI) == WDG_TRIGGER_MODE_EDGE) || \
((
TRI
)
==
WDG_TRIGGER_MODE_LEVEL
))
/**
* @}
*/
/**
* @brief Deinitializes the Watchdog peripheral registers to their default reset values.
* @param[in] None
* @retval None
*/
void
WDG_DeInit
(
void
);
/**
* @brief Watchdog initialization
* @note This function should be called at first before any other interfaces.
* @param[in] trigger Watchdog interrupt trigger mode, which is a value of @ref WDG_TRIGGER_MODE
* @param[in] ResetMillSecond MillSeconds lasts before global reset
* @retval None
*/
void
WDG_Init
(
uint8_t
trigger
,
uint16_t
ResetMillSecond
);
/**
* @brief Enable or disable watchdog interrupt.
* @param[in] Int interrupt mask bits, which is a value of @ref WDG_INT
* @param[in] Enable The bit indicates if the specific interrupt are enable or not
* @retval None
*/
void
WDG_ITConfig
(
uint8_t
Int
,
BOOL
Enable
);
/**
* @brief Check the specific interrupt are set or not
* @param None
* @retval BOOL The bit indicates if the specific interrupt are set or not
*/
BOOL
WDG_GetITStatus
(
void
);
/**
* @brief Clear the specific interrupt
* @param None
* @retval None
*/
void
WDG_ClearITPendingBit
(
void
);
/**
* @brief Enable or disable watchdog.
* @param[in] Enable The bit indicates if watchdog is enable or not
* @retval None
*/
void
WDG_Cmd
(
BOOL
Enable
);
#ifdef __cplusplus
}
#endif
#endif
/* __CMEM7_WDG_H */
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录