Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
BaiXuePrincess
rt-thread
提交
9ae79c0c
R
rt-thread
项目概览
BaiXuePrincess
/
rt-thread
与 Fork 源项目一致
Fork自
RT-Thread / rt-thread
通知
1
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
R
rt-thread
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
未验证
提交
9ae79c0c
编写于
3月 15, 2018
作者:
T
Tanek
提交者:
GitHub
3月 15, 2018
浏览文件
操作
浏览文件
下载
差异文件
Merge pull request #1278 from liu2guang/master
[BSP] add rt1050 pin driver code. | 添加rt1050 PIN驱动代码.
上级
24de9f14
954d2447
变更
7
展开全部
隐藏空白更改
内联
并排
Showing
7 changed file
with
782 addition
and
2213 deletion
+782
-2213
bsp/imxrt1052-evk/.config
bsp/imxrt1052-evk/.config
+1
-1
bsp/imxrt1052-evk/drivers/SConscript
bsp/imxrt1052-evk/drivers/SConscript
+3
-0
bsp/imxrt1052-evk/drivers/drv_pin.c
bsp/imxrt1052-evk/drivers/drv_pin.c
+279
-0
bsp/imxrt1052-evk/drivers/drv_pin.h
bsp/imxrt1052-evk/drivers/drv_pin.h
+23
-0
bsp/imxrt1052-evk/project.uvoptx
bsp/imxrt1052-evk/project.uvoptx
+4
-2156
bsp/imxrt1052-evk/project.uvprojx
bsp/imxrt1052-evk/project.uvprojx
+384
-56
bsp/imxrt1052-evk/rtconfig.h
bsp/imxrt1052-evk/rtconfig.h
+88
-0
未找到文件。
bsp/imxrt1052-evk/.config
浏览文件 @
9ae79c0c
...
...
@@ -127,7 +127,7 @@ CONFIG_RT_USING_SERIAL=y
# CONFIG_RT_USING_CPUTIME is not set
CONFIG_RT_USING_I2C
=
y
CONFIG_RT_USING_I2C_BITOPS
=
y
# CONFIG_RT_USING_PIN is not set
CONFIG_RT_USING_PIN
=
y
# CONFIG_RT_USING_MTD_NOR is not set
# CONFIG_RT_USING_MTD_NAND is not set
# CONFIG_RT_USING_RTC is not set
...
...
bsp/imxrt1052-evk/drivers/SConscript
浏览文件 @
9ae79c0c
...
...
@@ -15,6 +15,9 @@ drv_sdram.c
CPPPATH
=
[
cwd
]
CPPDEFINES
=
[]
if
GetDepend
(
'RT_USING_PIN'
):
src
+=
[
'drv_pin.c'
]
if
GetDepend
(
'RT_USING_LWIP'
):
src
+=
[
'drv_eth.c'
,
'fsl_phy.c'
]
CPPDEFINES
+=
[
'FSL_FEATURE_PHYKSZ8081_USE_RMII50M_MODE'
]
...
...
bsp/imxrt1052-evk/drivers/drv_pin.c
0 → 100644
浏览文件 @
9ae79c0c
/*
* File : drv_pin.c
* This file is part of RT-Thread RTOS
* COPYRIGHT (C) 2006-2013, RT-Thread Development Team
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rt-thread.org/license/LICENSE
*
* Change Logs:
* Date Author Notes
* 2018-03-13 Liuguang the first version.
*/
#include "drv_pin.h"
#include "fsl_common.h"
#include "fsl_iomuxc.h"
#include "fsl_gpio.h"
#ifdef RT_USING_PIN
/* GPIO外设时钟会在GPIO_PinInit中自动配置, 如果定义了以下宏则不会自动配置 */
#if defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
#error "Please don't define 'FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL'!"
#endif
/* RT1052 PIN描述结构体 */
struct
rt1052_pin
{
rt_uint16_t
pin
;
GPIO_Type
*
gpio
;
rt_uint32_t
gpio_pin
;
};
#define __ARRAY_LEN(array) (sizeof(array)/sizeof(array[0]))
#define __RT1052_PIN_DEFAULT {0, 0, 0}
#define __RT1052_PIN(INDEX, PORT, PIN) {INDEX, PORT, PIN}
static
struct
rt1052_pin
rt1052_pin_map
[]
=
{
__RT1052_PIN_DEFAULT
,
/* GPIO4 */
__RT1052_PIN
(
1
,
GPIO4
,
0
),
/* GPIO_EMC_00 */
__RT1052_PIN
(
2
,
GPIO4
,
1
),
/* GPIO_EMC_01 */
__RT1052_PIN
(
3
,
GPIO4
,
2
),
/* GPIO_EMC_02 */
__RT1052_PIN
(
4
,
GPIO4
,
3
),
/* GPIO_EMC_03 */
__RT1052_PIN
(
5
,
GPIO4
,
4
),
/* GPIO_EMC_04 */
__RT1052_PIN
(
6
,
GPIO4
,
5
),
/* GPIO_EMC_05 */
__RT1052_PIN
(
7
,
GPIO4
,
6
),
/* GPIO_EMC_06 */
__RT1052_PIN
(
8
,
GPIO4
,
7
),
/* GPIO_EMC_07 */
__RT1052_PIN
(
9
,
GPIO4
,
8
),
/* GPIO_EMC_08 */
__RT1052_PIN
(
10
,
GPIO4
,
9
),
/* GPIO_EMC_09 */
__RT1052_PIN
(
11
,
GPIO4
,
10
),
/* GPIO_EMC_10 */
__RT1052_PIN
(
12
,
GPIO4
,
11
),
/* GPIO_EMC_11 */
__RT1052_PIN
(
13
,
GPIO4
,
12
),
/* GPIO_EMC_12 */
__RT1052_PIN
(
14
,
GPIO4
,
13
),
/* GPIO_EMC_13 */
__RT1052_PIN
(
15
,
GPIO4
,
14
),
/* GPIO_EMC_14 */
__RT1052_PIN
(
16
,
GPIO4
,
15
),
/* GPIO_EMC_15 */
__RT1052_PIN
(
17
,
GPIO4
,
16
),
/* GPIO_EMC_16 */
__RT1052_PIN
(
18
,
GPIO4
,
17
),
/* GPIO_EMC_17 */
__RT1052_PIN
(
19
,
GPIO4
,
18
),
/* GPIO_EMC_18 */
__RT1052_PIN
(
20
,
GPIO4
,
19
),
/* GPIO_EMC_19 */
__RT1052_PIN
(
21
,
GPIO4
,
20
),
/* GPIO_EMC_20 */
__RT1052_PIN
(
22
,
GPIO4
,
21
),
/* GPIO_EMC_21 */
__RT1052_PIN
(
23
,
GPIO4
,
22
),
/* GPIO_EMC_22 */
__RT1052_PIN
(
24
,
GPIO4
,
23
),
/* GPIO_EMC_23 */
__RT1052_PIN
(
25
,
GPIO4
,
24
),
/* GPIO_EMC_24 */
__RT1052_PIN
(
26
,
GPIO4
,
25
),
/* GPIO_EMC_25 */
__RT1052_PIN
(
27
,
GPIO4
,
26
),
/* GPIO_EMC_26 */
__RT1052_PIN
(
28
,
GPIO4
,
27
),
/* GPIO_EMC_27 */
__RT1052_PIN
(
29
,
GPIO4
,
28
),
/* GPIO_EMC_28 */
__RT1052_PIN
(
30
,
GPIO4
,
29
),
/* GPIO_EMC_29 */
__RT1052_PIN
(
31
,
GPIO4
,
30
),
/* GPIO_EMC_30 */
__RT1052_PIN
(
32
,
GPIO4
,
31
),
/* GPIO_EMC_31 */
__RT1052_PIN
(
33
,
GPIO3
,
18
),
/* GPIO_EMC_32 */
__RT1052_PIN
(
34
,
GPIO3
,
19
),
/* GPIO_EMC_33 */
__RT1052_PIN
(
35
,
GPIO3
,
20
),
/* GPIO_EMC_34 */
__RT1052_PIN
(
36
,
GPIO3
,
21
),
/* GPIO_EMC_35 */
__RT1052_PIN
(
37
,
GPIO3
,
22
),
/* GPIO_EMC_36 */
__RT1052_PIN
(
38
,
GPIO3
,
23
),
/* GPIO_EMC_37 */
__RT1052_PIN
(
39
,
GPIO3
,
24
),
/* GPIO_EMC_38 */
__RT1052_PIN
(
40
,
GPIO3
,
25
),
/* GPIO_EMC_39 */
__RT1052_PIN
(
41
,
GPIO3
,
26
),
/* GPIO_EMC_40 */
__RT1052_PIN
(
42
,
GPIO3
,
27
),
/* GPIO_EMC_41 */
/* GPIO1 */
__RT1052_PIN
(
43
,
GPIO1
,
0
),
/* GPIO_AD_B0_00 */
__RT1052_PIN
(
44
,
GPIO1
,
1
),
/* GPIO_AD_B0_01 */
__RT1052_PIN
(
45
,
GPIO1
,
2
),
/* GPIO_AD_B0_02 */
__RT1052_PIN
(
46
,
GPIO1
,
3
),
/* GPIO_AD_B0_03 */
__RT1052_PIN
(
47
,
GPIO1
,
4
),
/* GPIO_AD_B0_04 */
__RT1052_PIN
(
48
,
GPIO1
,
5
),
/* GPIO_AD_B0_05 */
__RT1052_PIN
(
49
,
GPIO1
,
6
),
/* GPIO_AD_B0_06 */
__RT1052_PIN
(
50
,
GPIO1
,
7
),
/* GPIO_AD_B0_07 */
__RT1052_PIN
(
51
,
GPIO1
,
8
),
/* GPIO_AD_B0_08 */
__RT1052_PIN
(
52
,
GPIO1
,
9
),
/* GPIO_AD_B0_09 */
__RT1052_PIN
(
53
,
GPIO1
,
10
),
/* GPIO_AD_B0_10 */
__RT1052_PIN
(
54
,
GPIO1
,
11
),
/* GPIO_AD_B0_11 */
__RT1052_PIN
(
55
,
GPIO1
,
12
),
/* GPIO_AD_B0_12 */
__RT1052_PIN
(
56
,
GPIO1
,
13
),
/* GPIO_AD_B0_13 */
__RT1052_PIN
(
57
,
GPIO1
,
14
),
/* GPIO_AD_B0_14 */
__RT1052_PIN
(
58
,
GPIO1
,
15
),
/* GPIO_AD_B0_15 */
__RT1052_PIN
(
59
,
GPIO1
,
16
),
/* GPIO_AD_B1_00 */
__RT1052_PIN
(
60
,
GPIO1
,
17
),
/* GPIO_AD_B1_01 */
__RT1052_PIN
(
61
,
GPIO1
,
18
),
/* GPIO_AD_B1_02 */
__RT1052_PIN
(
62
,
GPIO1
,
19
),
/* GPIO_AD_B1_03 */
__RT1052_PIN
(
63
,
GPIO1
,
20
),
/* GPIO_AD_B1_04 */
__RT1052_PIN
(
64
,
GPIO1
,
21
),
/* GPIO_AD_B1_05 */
__RT1052_PIN
(
65
,
GPIO1
,
22
),
/* GPIO_AD_B1_06 */
__RT1052_PIN
(
66
,
GPIO1
,
23
),
/* GPIO_AD_B1_07 */
__RT1052_PIN
(
67
,
GPIO1
,
24
),
/* GPIO_AD_B1_08 */
__RT1052_PIN
(
68
,
GPIO1
,
25
),
/* GPIO_AD_B1_09 */
__RT1052_PIN
(
69
,
GPIO1
,
26
),
/* GPIO_AD_B1_10 */
__RT1052_PIN
(
70
,
GPIO1
,
27
),
/* GPIO_AD_B1_11 */
__RT1052_PIN
(
71
,
GPIO1
,
28
),
/* GPIO_AD_B1_12 */
__RT1052_PIN
(
72
,
GPIO1
,
29
),
/* GPIO_AD_B1_13 */
__RT1052_PIN
(
73
,
GPIO1
,
30
),
/* GPIO_AD_B1_14 */
__RT1052_PIN
(
74
,
GPIO1
,
31
),
/* GPIO_AD_B1_15 */
/* GPIO2 */
__RT1052_PIN
(
75
,
GPIO2
,
0
),
/* GPIO_B0_00 */
__RT1052_PIN
(
76
,
GPIO2
,
1
),
/* GPIO_B0_01 */
__RT1052_PIN
(
77
,
GPIO2
,
2
),
/* GPIO_B0_02 */
__RT1052_PIN
(
78
,
GPIO2
,
3
),
/* GPIO_B0_03 */
__RT1052_PIN
(
79
,
GPIO2
,
4
),
/* GPIO_B0_04 */
__RT1052_PIN
(
80
,
GPIO2
,
5
),
/* GPIO_B0_05 */
__RT1052_PIN
(
81
,
GPIO2
,
6
),
/* GPIO_B0_06 */
__RT1052_PIN
(
82
,
GPIO2
,
7
),
/* GPIO_B0_07 */
__RT1052_PIN
(
83
,
GPIO2
,
8
),
/* GPIO_B0_08 */
__RT1052_PIN
(
84
,
GPIO2
,
9
),
/* GPIO_B0_09 */
__RT1052_PIN
(
85
,
GPIO2
,
10
),
/* GPIO_B0_10 */
__RT1052_PIN
(
86
,
GPIO2
,
11
),
/* GPIO_B0_11 */
__RT1052_PIN
(
87
,
GPIO2
,
12
),
/* GPIO_B0_12 */
__RT1052_PIN
(
88
,
GPIO2
,
13
),
/* GPIO_B0_13 */
__RT1052_PIN
(
89
,
GPIO2
,
14
),
/* GPIO_B0_14 */
__RT1052_PIN
(
90
,
GPIO2
,
15
),
/* GPIO_B0_15 */
__RT1052_PIN
(
91
,
GPIO2
,
16
),
/* GPIO_B1_00 */
__RT1052_PIN
(
92
,
GPIO2
,
17
),
/* GPIO_B1_01 */
__RT1052_PIN
(
93
,
GPIO2
,
18
),
/* GPIO_B1_02 */
__RT1052_PIN
(
94
,
GPIO2
,
19
),
/* GPIO_B1_03 */
__RT1052_PIN
(
95
,
GPIO2
,
20
),
/* GPIO_B1_04 */
__RT1052_PIN
(
96
,
GPIO2
,
21
),
/* GPIO_B1_05 */
__RT1052_PIN
(
97
,
GPIO2
,
22
),
/* GPIO_B1_06 */
__RT1052_PIN
(
98
,
GPIO2
,
23
),
/* GPIO_B1_07 */
__RT1052_PIN
(
99
,
GPIO2
,
24
),
/* GPIO_B1_08 */
__RT1052_PIN
(
100
,
GPIO2
,
25
),
/* GPIO_B1_09 */
__RT1052_PIN
(
101
,
GPIO2
,
26
),
/* GPIO_B1_10 */
__RT1052_PIN
(
102
,
GPIO2
,
27
),
/* GPIO_B1_11 */
__RT1052_PIN
(
103
,
GPIO2
,
28
),
/* GPIO_B1_12 */
__RT1052_PIN
(
104
,
GPIO2
,
29
),
/* GPIO_B1_13 */
__RT1052_PIN
(
105
,
GPIO2
,
30
),
/* GPIO_B1_14 */
__RT1052_PIN
(
106
,
GPIO2
,
31
),
/* GPIO_B1_15 */
/* GPIO3 */
__RT1052_PIN
(
107
,
GPIO3
,
0
),
/* GPIO_SD_B1_00 */
__RT1052_PIN
(
108
,
GPIO3
,
1
),
/* GPIO_SD_B1_01 */
__RT1052_PIN
(
109
,
GPIO3
,
2
),
/* GPIO_SD_B1_02 */
__RT1052_PIN
(
110
,
GPIO3
,
3
),
/* GPIO_SD_B1_03 */
__RT1052_PIN
(
111
,
GPIO3
,
4
),
/* GPIO_SD_B1_04 */
__RT1052_PIN
(
112
,
GPIO3
,
5
),
/* GPIO_SD_B1_05 */
__RT1052_PIN
(
113
,
GPIO3
,
6
),
/* GPIO_SD_B1_06 */
__RT1052_PIN
(
114
,
GPIO3
,
7
),
/* GPIO_SD_B1_07 */
__RT1052_PIN
(
115
,
GPIO3
,
8
),
/* GPIO_SD_B1_08 */
__RT1052_PIN
(
116
,
GPIO3
,
9
),
/* GPIO_SD_B1_09 */
__RT1052_PIN
(
117
,
GPIO3
,
10
),
/* GPIO_SD_B1_10 */
__RT1052_PIN
(
118
,
GPIO3
,
11
),
/* GPIO_SD_B1_11 */
__RT1052_PIN
(
119
,
GPIO3
,
12
),
/* GPIO_SD_B0_00 */
__RT1052_PIN
(
120
,
GPIO3
,
13
),
/* GPIO_SD_B0_01 */
__RT1052_PIN
(
121
,
GPIO3
,
14
),
/* GPIO_SD_B0_02 */
__RT1052_PIN
(
122
,
GPIO3
,
15
),
/* GPIO_SD_B0_03 */
__RT1052_PIN
(
123
,
GPIO3
,
16
),
/* GPIO_SD_B0_04 */
__RT1052_PIN
(
124
,
GPIO3
,
17
),
/* GPIO_SD_B0_05 */
/* GPIO5 */
__RT1052_PIN
(
125
,
GPIO5
,
0
),
/* WAKEUP */
__RT1052_PIN
(
126
,
GPIO5
,
1
),
/* PMIC_ON_REQ */
__RT1052_PIN
(
127
,
GPIO5
,
2
)
/* PMIC_STBY_REQ */
};
static
void
rt1052_pin_mode
(
rt_device_t
dev
,
rt_base_t
pin
,
rt_base_t
mode
)
{
gpio_pin_config_t
gpio
;
rt_uint32_t
config_value
=
0
;
if
((
pin
>
__ARRAY_LEN
(
rt1052_pin_map
))
||
(
pin
==
0
))
{
return
;
}
if
(
rt1052_pin_map
[
pin
].
gpio
!=
GPIO5
)
{
CLOCK_EnableClock
(
kCLOCK_Iomuxc
);
}
else
{
CLOCK_EnableClock
(
kCLOCK_IomuxcSnvs
);
}
/* 配置IOMUXC: 将IO配置为GPIO */
IOMUXC_SetPinMux
(
0x401F8010U
+
pin
*
4
,
0x5U
,
0
,
0
,
0
,
0
);
gpio
.
outputLogic
=
0
;
gpio
.
interruptMode
=
kGPIO_NoIntmode
;
switch
(
mode
)
{
case
PIN_MODE_OUTPUT
:
{
config_value
=
0x1030U
;
gpio
.
direction
=
kGPIO_DigitalOutput
;
}
break
;
case
PIN_MODE_INPUT
:
{
config_value
=
0x1030U
;
gpio
.
direction
=
kGPIO_DigitalInput
;
}
break
;
case
PIN_MODE_INPUT_PULLDOWN
:
{
config_value
=
0x1030U
;
gpio
.
direction
=
kGPIO_DigitalInput
;
}
break
;
case
PIN_MODE_INPUT_PULLUP
:
{
config_value
=
0x5030U
;
gpio
.
direction
=
kGPIO_DigitalInput
;
}
break
;
case
PIN_MODE_OUTPUT_OD
:
{
config_value
=
0x1830U
;
gpio
.
direction
=
kGPIO_DigitalOutput
;
}
break
;
}
/* 配置GPIO模式: 上下拉模式, 开漏模, IO翻转速度(50MHz) */
IOMUXC_SetPinConfig
(
0
,
0
,
0
,
0
,
0x401F8200U
+
pin
*
4
,
config_value
);
GPIO_PinInit
(
rt1052_pin_map
[
pin
].
gpio
,
rt1052_pin_map
[
pin
].
gpio_pin
,
&
gpio
);
}
static
int
rt1052_pin_read
(
rt_device_t
dev
,
rt_base_t
pin
)
{
return
GPIO_PinRead
(
rt1052_pin_map
[
pin
].
gpio
,
rt1052_pin_map
[
pin
].
gpio_pin
);
}
static
void
rt1052_pin_write
(
rt_device_t
dev
,
rt_base_t
pin
,
rt_base_t
value
)
{
GPIO_PinWrite
(
rt1052_pin_map
[
pin
].
gpio
,
rt1052_pin_map
[
pin
].
gpio_pin
,
value
);
}
static
struct
rt_pin_ops
rt1052_pin_ops
=
{
.
pin_mode
=
rt1052_pin_mode
,
.
pin_read
=
rt1052_pin_read
,
.
pin_write
=
rt1052_pin_write
};
int
rt_hw_pin_init
(
void
)
{
int
ret
=
RT_EOK
;
ret
=
rt_device_pin_register
(
"pin"
,
&
rt1052_pin_ops
,
RT_NULL
);
return
ret
;
}
INIT_BOARD_EXPORT
(
rt_hw_pin_init
);
#endif
/*RT_USING_PIN */
bsp/imxrt1052-evk/drivers/drv_pin.h
0 → 100644
浏览文件 @
9ae79c0c
/*
* File : drv_pin.h
* This file is part of RT-Thread RTOS
* COPYRIGHT (C) 2006-2013, RT-Thread Development Team
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rt-thread.org/license/LICENSE
*
* Change Logs:
* Date Author Notes
* 2018-03-13 Liuguang the first version.
*/
#ifndef __DRV_PIN_H__
#define __DRV_PIN_H__
#include <rtthread.h>
#include <rtdevice.h>
int
rt_hw_pin_init
(
void
);
#endif
bsp/imxrt1052-evk/project.uvoptx
浏览文件 @
9ae79c0c
此差异已折叠。
点击以展开。
bsp/imxrt1052-evk/project.uvprojx
浏览文件 @
9ae79c0c
此差异已折叠。
点击以展开。
bsp/imxrt1052-evk/rtconfig.h
浏览文件 @
9ae79c0c
...
...
@@ -8,7 +8,9 @@
#define RT_NAME_MAX 8
#define RT_ALIGN_SIZE 4
/* RT_THREAD_PRIORITY_8 is not set */
#define RT_THREAD_PRIORITY_32
/* RT_THREAD_PRIORITY_256 is not set */
#define RT_THREAD_PRIORITY_MAX 32
#define RT_TICK_PER_SECOND 100
#define RT_DEBUG
...
...
@@ -17,6 +19,7 @@
#define RT_DEBUG_THREAD 0
#define RT_USING_HOOK
#define IDLE_THREAD_STACK_SIZE 256
/* RT_USING_TIMER_SOFT is not set */
/* Inter-Thread communication */
...
...
@@ -25,19 +28,26 @@
#define RT_USING_EVENT
#define RT_USING_MAILBOX
#define RT_USING_MESSAGEQUEUE
/* RT_USING_SIGNALS is not set */
/* Memory Management */
/* RT_USING_MEMPOOL is not set */
#define RT_USING_MEMHEAP
/* RT_USING_NOHEAP is not set */
/* RT_USING_SMALL_MEM is not set */
/* RT_USING_SLAB is not set */
#define RT_USING_MEMHEAP_AS_HEAP
#define RT_USING_HEAP
/* Kernel Device Object */
#define RT_USING_DEVICE
/* RT_USING_INTERRUPT_INFO is not set */
#define RT_USING_CONSOLE
#define RT_CONSOLEBUF_SIZE 128
#define RT_CONSOLE_DEVICE_NAME "uart1"
/* RT_USING_MODULE is not set */
#define ARCH_ARM
#define ARCH_ARM_CORTEX_M
#define ARCH_ARM_CORTEX_M7
...
...
@@ -50,6 +60,7 @@
/* C++ features */
/* RT_USING_CPLUSPLUS is not set */
/* Command shell */
...
...
@@ -62,8 +73,10 @@
#define FINSH_THREAD_PRIORITY 20
#define FINSH_THREAD_STACK_SIZE 4096
#define FINSH_CMD_SIZE 80
/* FINSH_USING_AUTH is not set */
#define FINSH_USING_MSH
#define FINSH_USING_MSH_DEFAULT
/* FINSH_USING_MSH_ONLY is not set */
/* Device virtual file system */
...
...
@@ -78,36 +91,65 @@
#define RT_DFS_ELM_CODE_PAGE 437
#define RT_DFS_ELM_WORD_ACCESS
/* RT_DFS_ELM_USE_LFN_0 is not set */
/* RT_DFS_ELM_USE_LFN_1 is not set */
/* RT_DFS_ELM_USE_LFN_2 is not set */
#define RT_DFS_ELM_USE_LFN_3
#define RT_DFS_ELM_USE_LFN 3
#define RT_DFS_ELM_MAX_LFN 255
#define RT_DFS_ELM_DRIVES 2
#define RT_DFS_ELM_MAX_SECTOR_SIZE 512
/* RT_DFS_ELM_USE_ERASE is not set */
#define RT_DFS_ELM_REENTRANT
#define RT_USING_DFS_DEVFS
/* RT_USING_DFS_NET is not set */
/* RT_USING_DFS_ROMFS is not set */
/* RT_USING_DFS_RAMFS is not set */
/* RT_USING_DFS_UFFS is not set */
/* RT_USING_DFS_JFFS2 is not set */
/* RT_USING_DFS_NFS is not set */
/* Device Drivers */
#define RT_USING_DEVICE_IPC
#define RT_USING_SERIAL
/* RT_USING_CAN is not set */
/* RT_USING_HWTIMER is not set */
/* RT_USING_CPUTIME is not set */
#define RT_USING_I2C
#define RT_USING_I2C_BITOPS
#define RT_USING_PIN
/* RT_USING_MTD_NOR is not set */
/* RT_USING_MTD_NAND is not set */
/* RT_USING_RTC is not set */
#define RT_USING_SDIO
/* RT_USING_SPI is not set */
/* RT_USING_WDT is not set */
/* RT_USING_WIFI is not set */
/* Using USB */
/* RT_USING_USB_HOST is not set */
/* RT_USING_USB_DEVICE is not set */
/* POSIX layer and C standard library */
#define RT_USING_LIBC
/* RT_USING_PTHREADS is not set */
/* RT_USING_POSIX is not set */
/* HAVE_SYS_SIGNALS is not set */
/* Network stack */
/* light weight TCP/IP stack */
#define RT_USING_LWIP
/* RT_USING_LWIP141 is not set */
#define RT_USING_LWIP202
/* RT_USING_LWIP_IPV6 is not set */
/* RT_LWIP_IGMP is not set */
#define RT_LWIP_ICMP
/* RT_LWIP_SNMP is not set */
#define RT_LWIP_DNS
#define RT_LWIP_DHCP
#define IP_SOF_BROADCAST 1
...
...
@@ -120,6 +162,8 @@
#define RT_LWIP_MSKADDR "255.255.255.0"
#define RT_LWIP_UDP
#define RT_LWIP_TCP
/* RT_LWIP_RAW is not set */
/* RT_LWIP_PPP is not set */
#define RT_MEMP_NUM_NETCONN 8
#define RT_LWIP_PBUF_NUM 16
#define RT_LWIP_RAW_PCB_NUM 4
...
...
@@ -134,24 +178,33 @@
#define RT_LWIP_ETHTHREAD_PRIORITY 12
#define RT_LWIP_ETHTHREAD_STACKSIZE 1024
#define RT_LWIP_ETHTHREAD_MBOX_SIZE 8
/* RT_LWIP_REASSEMBLY_FRAG is not set */
#define LWIP_NETIF_STATUS_CALLBACK 1
#define SO_REUSE 1
#define LWIP_SO_RCVTIMEO 1
#define LWIP_SO_SNDTIMEO 1
#define LWIP_SO_RCVBUF 1
/* RT_LWIP_NETIF_LOOPBACK is not set */
#define LWIP_NETIF_LOOPBACK 0
/* Modbus master and slave stack */
/* RT_USING_MODBUS is not set */
/* LWIP_USING_DHCPD is not set */
/* VBUS(Virtual Software BUS) */
/* RT_USING_VBUS is not set */
/* Utilities */
/* RT_USING_LOGTRACE is not set */
/* RT_USING_RYM is not set */
/* ARM CMSIS */
/* RT_USING_CMSIS_OS is not set */
/* RT_USING_RTT_CMSIS is not set */
/* RT-Thread online packages */
...
...
@@ -159,35 +212,70 @@
/* RT-Thread GUI Engine */
/* PKG_USING_GUIENGINE is not set */
/* PKG_USING_PERSIMMON is not set */
/* PKG_USING_LWEXT4 is not set */
/* PKG_USING_PARTITION is not set */
/* PKG_USING_SQLITE is not set */
/* PKG_USING_RTI is not set */
/* IoT - internet of things */
/* PKG_USING_PAHOMQTT is not set */
/* PKG_USING_WEBCLIENT is not set */
/* PKG_USING_MONGOOSE is not set */
/* PKG_USING_WEBTERMINAL is not set */
/* PKG_USING_CJSON is not set */
/* PKG_USING_LJSON is not set */
/* PKG_USING_EZXML is not set */
/* PKG_USING_NANOPB is not set */
/* PKG_USING_GAGENT_CLOUD is not set */
/* Wi-Fi */
/* Marvell WiFi */
/* PKG_USING_WLANMARVELL is not set */
/* Wiced WiFi */
/* PKG_USING_WLAN_WICED is not set */
/* PKG_USING_COAP is not set */
/* PKG_USING_NOPOLL is not set */
/* PKG_USING_NETUTILS is not set */
/* security packages */
/* PKG_USING_MBEDTLS is not set */
/* PKG_USING_libsodium is not set */
/* PKG_USING_TINYCRYPT is not set */
/* language packages */
/* PKG_USING_JERRYSCRIPT is not set */
/* PKG_USING_MICROPYTHON is not set */
/* multimedia packages */
/* PKG_USING_OPENMV is not set */
/* tools packages */
/* PKG_USING_CMBACKTRACE is not set */
/* PKG_USING_EASYLOGGER is not set */
/* PKG_USING_SYSTEMVIEW is not set */
/* PKG_USING_IPERF is not set */
/* miscellaneous packages */
/* PKG_USING_FASTLZ is not set */
/* PKG_USING_MINILZO is not set */
/* PKG_USING_QUICKLZ is not set */
/* example package: hello */
/* PKG_USING_HELLO is not set */
/* PKG_USING_MULTIBUTTON is not set */
#define SOC_IMXRT1052
#define RT_USING_UART
#define RT_USING_UART1
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录