Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
BaiXuePrincess
rt-thread
提交
1253a1b4
R
rt-thread
项目概览
BaiXuePrincess
/
rt-thread
与 Fork 源项目一致
Fork自
RT-Thread / rt-thread
通知
1
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
R
rt-thread
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
未验证
提交
1253a1b4
编写于
10月 10, 2018
作者:
B
Bernard Xiong
提交者:
GitHub
10月 10, 2018
浏览文件
操作
浏览文件
下载
差异文件
Merge pull request #1812 from liruncong/am335x-mmu
修正am335x中mmu问题
上级
65fc7421
af104495
变更
2
隐藏空白更改
内联
并排
Showing
2 changed file
with
81 addition
and
294 deletion
+81
-294
libcpu/arm/am335x/mmu.c
libcpu/arm/am335x/mmu.c
+30
-294
libcpu/arm/am335x/mmu.h
libcpu/arm/am335x/mmu.h
+51
-0
未找到文件。
libcpu/arm/am335x/mmu.c
浏览文件 @
1253a1b4
...
...
@@ -14,237 +14,46 @@
#include <rtthread.h>
#include "am33xx.h"
#include <mmu.h>
#define DESC_SEC (0x2)
#define CB (3<<2) //cache_on, write_back
#define CNB (2<<2) //cache_on, write_through
#define NCB (1<<2) //cache_off,WR_BUF on
#define NCNB (0<<2) //cache_off,WR_BUF off
#define AP_RW (3<<10) //supervisor=RW, user=RW
#define AP_RO (2<<10) //supervisor=RW, user=RO
#define DOMAIN_FAULT (0x0)
#define DOMAIN_CHK (0x1)
#define DOMAIN_NOTCHK (0x3)
#define DOMAIN0 (0x0<<5)
#define DOMAIN1 (0x1<<5)
#define DOMAIN0_ATTR (DOMAIN_CHK<<0)
#define DOMAIN1_ATTR (DOMAIN_FAULT<<2)
#define RW_CB (AP_RW|DOMAIN0|CB|DESC_SEC)
/* Read/Write, cache, write back */
#define RW_CNB (AP_RW|DOMAIN0|CNB|DESC_SEC)
/* Read/Write, cache, write through */
#define RW_NCNB (AP_RW|DOMAIN0|NCNB|DESC_SEC)
/* Read/Write without cache and write buffer */
#define RW_FAULT (AP_RW|DOMAIN1|NCNB|DESC_SEC)
/* Read/Write without cache and write buffer */
#ifdef __CC_ARM
void
mmu_setttbase
(
rt_uint32_t
i
)
{
register
rt_uint32_t
value
;
/* Invalidates all TLBs.Domain access is selected as
* client by configuring domain access register,
* in that case access controlled by permission value
* set by page table entry
*/
value
=
0
;
__asm
volatile
{
mcr
p15
,
0
,
value
,
c8
,
c7
,
0
}
value
=
0x55555555
;
__asm
volatile
{
mcr
p15
,
0
,
value
,
c3
,
c0
,
0
mcr
p15
,
0
,
i
,
c2
,
c0
,
0
}
}
void
mmu_set_domain
(
rt_uint32_t
i
)
{
__asm
volatile
{
mcr
p15
,
0
,
i
,
c3
,
c0
,
0
}
}
void
mmu_enable
()
{
register
rt_uint32_t
value
;
extern
void
rt_cpu_dcache_disable
(
void
);
extern
void
rt_hw_cpu_dcache_enable
(
void
);
extern
void
rt_cpu_icache_disable
(
void
);
extern
void
rt_hw_cpu_icache_enable
(
void
);
extern
void
rt_cpu_mmu_disable
(
void
);
extern
void
rt_cpu_mmu_enable
(
void
);
extern
void
rt_cpu_tlb_set
(
register
rt_uint32_t
i
);
__asm
volatile
{
mrc
p15
,
0
,
value
,
c1
,
c0
,
0
orr
value
,
value
,
#
0x01
mcr
p15
,
0
,
value
,
c1
,
c0
,
0
}
}
void
mmu_disable
()
{
register
rt_uint32_t
value
;
__asm
volatile
{
mrc
p15
,
0
,
value
,
c1
,
c0
,
0
bic
value
,
value
,
#
0x01
mcr
p15
,
0
,
value
,
c1
,
c0
,
0
}
}
void
mmu_enable_icache
()
void
mmu_disable_dcache
()
{
register
rt_uint32_t
value
;
__asm
volatile
{
mrc
p15
,
0
,
value
,
c1
,
c0
,
0
orr
value
,
value
,
#
0x1000
mcr
p15
,
0
,
value
,
c1
,
c0
,
0
}
rt_cpu_dcache_disable
();
}
void
mmu_enable_dcache
()
{
register
rt_uint32_t
value
;
__asm
volatile
{
mrc
p15
,
0
,
value
,
c1
,
c0
,
0
orr
value
,
value
,
#
0x04
mcr
p15
,
0
,
value
,
c1
,
c0
,
0
}
rt_hw_cpu_dcache_enable
();
}
void
mmu_disable_icache
()
{
register
rt_uint32_t
value
;
__asm
volatile
{
mrc
p15
,
0
,
value
,
c1
,
c0
,
0
bic
value
,
value
,
#
0x1000
mcr
p15
,
0
,
value
,
c1
,
c0
,
0
}
}
void
mmu_disable_dcache
()
{
register
rt_uint32_t
value
;
__asm
volatile
{
mrc
p15
,
0
,
value
,
c1
,
c0
,
0
bic
value
,
value
,
#
0x04
mcr
p15
,
0
,
value
,
c1
,
c0
,
0
}
}
void
mmu_enable_alignfault
()
{
register
rt_uint32_t
value
;
__asm
volatile
{
mrc
p15
,
0
,
value
,
c1
,
c0
,
0
orr
value
,
value
,
#
0x02
mcr
p15
,
0
,
value
,
c1
,
c0
,
0
}
}
void
mmu_disable_alignfault
()
{
register
rt_uint32_t
value
;
__asm
volatile
{
mrc
p15
,
0
,
value
,
c1
,
c0
,
0
bic
value
,
value
,
#
0x02
mcr
p15
,
0
,
value
,
c1
,
c0
,
0
}
rt_cpu_icache_disable
();
}
void
mmu_clean_invalidated_cache_index
(
int
index
)
{
__asm
volatile
{
mcr
p15
,
0
,
index
,
c7
,
c14
,
2
}
}
void
mmu_clean_invalidated_dcache
(
rt_uint32_t
buffer
,
rt_uint32_t
size
)
{
unsigned
int
ptr
;
ptr
=
buffer
&
~
0x1f
;
while
(
ptr
<
buffer
+
size
)
{
__asm
volatile
{
MCR
p15
,
0
,
ptr
,
c7
,
c14
,
1
}
ptr
+=
32
;
}
}
void
mmu_clean_dcache
(
rt_uint32_t
buffer
,
rt_uint32_t
size
)
{
unsigned
int
ptr
;
ptr
=
buffer
&
~
0x1f
;
while
(
ptr
<
buffer
+
size
)
{
__asm
volatile
{
MCR
p15
,
0
,
ptr
,
c7
,
c10
,
1
}
ptr
+=
32
;
}
}
void
mmu_invalidate_dcache
(
rt_uint32_t
buffer
,
rt_uint32_t
size
)
void
mmu_enable_icache
()
{
unsigned
int
ptr
;
ptr
=
buffer
&
~
0x1f
;
while
(
ptr
<
buffer
+
size
)
{
__asm
volatile
{
MCR
p15
,
0
,
ptr
,
c7
,
c6
,
1
}
ptr
+=
32
;
}
rt_hw_cpu_icache_enable
();
}
void
mmu_
invalidate_tlb
()
void
mmu_
disable
()
{
register
rt_uint32_t
value
;
value
=
0
;
__asm
volatile
{
mcr
p15
,
0
,
value
,
c8
,
c7
,
0
}
rt_cpu_mmu_disable
();
}
void
mmu_
invalidate_icach
e
()
void
mmu_
enabl
e
()
{
register
rt_uint32_t
value
;
value
=
0
;
__asm
volatile
{
mcr
p15
,
0
,
value
,
c7
,
c5
,
0
}
rt_cpu_mmu_enable
();
}
#elif defined(__GNUC__)
void
mmu_setttbase
(
register
rt_uint32_t
i
)
{
register
rt_uint32_t
value
;
...
...
@@ -259,7 +68,8 @@ void mmu_setttbase(register rt_uint32_t i)
value
=
0x55555555
;
asm
volatile
(
"mcr p15, 0, %0, c3, c0, 0"
::
"r"
(
value
));
asm
volatile
(
"mcr p15, 0, %0, c2, c0, 0"
::
"r"
(
i
));
rt_cpu_tlb_set
(
i
);
}
void
mmu_set_domain
(
register
rt_uint32_t
i
)
...
...
@@ -267,84 +77,6 @@ void mmu_set_domain(register rt_uint32_t i)
asm
volatile
(
"mcr p15,0, %0, c3, c0, 0"
:
:
"r"
(
i
));
}
void
mmu_enable
()
{
register
rt_uint32_t
i
;
/* read control register */
asm
volatile
(
"mrc p15, 0, %0, c1, c0, 0"
:
"=r"
(
i
));
i
|=
0x1
;
/* write back to control register */
asm
volatile
(
"mcr p15, 0, %0, c1, c0, 0"
:
:
"r"
(
i
));
}
void
mmu_disable
()
{
register
rt_uint32_t
i
;
/* read control register */
asm
volatile
(
"mrc p15, 0, %0, c1, c0, 0"
:
"=r"
(
i
));
i
&=
~
0x1
;
/* write back to control register */
asm
volatile
(
"mcr p15, 0, %0, c1, c0, 0"
:
:
"r"
(
i
));
}
void
mmu_enable_icache
()
{
register
rt_uint32_t
i
;
/* read control register */
asm
volatile
(
"mrc p15, 0, %0, c1, c0, 0"
:
"=r"
(
i
));
i
|=
(
1
<<
12
);
/* write back to control register */
asm
volatile
(
"mcr p15, 0, %0, c1, c0, 0"
:
:
"r"
(
i
));
}
void
mmu_enable_dcache
()
{
register
rt_uint32_t
i
;
/* read control register */
asm
volatile
(
"mrc p15, 0, %0, c1, c0, 0"
:
"=r"
(
i
));
i
|=
(
1
<<
2
);
/* write back to control register */
asm
volatile
(
"mcr p15, 0, %0, c1, c0, 0"
:
:
"r"
(
i
));
}
void
mmu_disable_icache
()
{
register
rt_uint32_t
i
;
/* read control register */
asm
volatile
(
"mrc p15, 0, %0, c1, c0, 0"
:
"=r"
(
i
));
i
&=
~
(
1
<<
12
);
/* write back to control register */
asm
volatile
(
"mcr p15, 0, %0, c1, c0, 0"
:
:
"r"
(
i
));
}
void
mmu_disable_dcache
()
{
register
rt_uint32_t
i
;
/* read control register */
asm
volatile
(
"mrc p15, 0, %0, c1, c0, 0"
:
"=r"
(
i
));
i
&=
~
(
1
<<
2
);
/* write back to control register */
asm
volatile
(
"mcr p15, 0, %0, c1, c0, 0"
:
:
"r"
(
i
));
}
void
mmu_enable_alignfault
()
{
register
rt_uint32_t
i
;
...
...
@@ -411,7 +143,6 @@ void mmu_invalidate_icache()
{
asm
volatile
(
"mcr p15, 0, %0, c7, c5, 0"
:
:
"r"
(
0
));
}
#endif
/* level1 page table */
static
volatile
unsigned
int
_page_table
[
4
*
1024
]
__attribute__
((
aligned
(
16
*
1024
)));
...
...
@@ -428,6 +159,15 @@ void mmu_setmtt(rt_uint32_t vaddrStart, rt_uint32_t vaddrEnd, rt_uint32_t paddrS
}
}
/* set page table */
RT_WEAK
void
mmu_setmtts
(
void
)
{
mmu_setmtt
(
0x00000000
,
0xFFFFFFFF
,
0x00000000
,
RW_NCNB
);
/* None cached for 4G memory */
mmu_setmtt
(
0x80200000
,
0x80800000
-
1
,
0x80200000
,
RW_CB
);
/* 126M cached DDR memory */
mmu_setmtt
(
0x80000000
,
0x80200000
-
1
,
0x80000000
,
RW_NCNB
);
/* 2M none-cached DDR memory */
mmu_setmtt
(
0x402F0000
,
0x40300000
-
1
,
0x402F0000
,
RW_CB
);
/* 63K OnChip memory */
}
void
rt_hw_mmu_init
(
void
)
{
/* disable I/D cache */
...
...
@@ -436,11 +176,7 @@ void rt_hw_mmu_init(void)
mmu_disable
();
mmu_invalidate_tlb
();
/* set page table */
mmu_setmtt
(
0x00000000
,
0xFFFFFFFF
,
0x00000000
,
RW_NCNB
);
/* None cached for 4G memory */
mmu_setmtt
(
0xC0000000
,
0xC8000000
-
1
,
0xC0000000
,
RW_CB
);
/* 128M cached DDR memory */
mmu_setmtt
(
0xD0000000
,
0xD8000000
-
1
,
0xC0000000
,
RW_NCNB
);
/* 128M none-cached DDR memory */
mmu_setmtt
(
0x80000000
,
0x80020000
-
1
,
0x80000000
,
RW_CB
);
/* 128k OnChip memory */
mmu_setmtts
();
/* set MMU table address */
mmu_setttbase
((
rt_uint32_t
)
_page_table
);
...
...
libcpu/arm/am335x/mmu.h
0 → 100644
浏览文件 @
1253a1b4
/*
* File : mmu.h
* This file is part of RT-Thread RTOS
* COPYRIGHT (C) 2006, RT-Thread Development Team
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
*
*/
#ifndef __MMU_H__
#define __MMU_H__
#include <rtthread.h>
#define DESC_SEC (0x2)
#define CB (3<<2) //cache_on, write_back
#define CNB (2<<2) //cache_on, write_through
#define NCB (1<<2) //cache_off,WR_BUF on
#define NCNB (0<<2) //cache_off,WR_BUF off
#define AP_RW (3<<10) //supervisor=RW, user=RW
#define AP_RO (2<<10) //supervisor=RW, user=RO
#define DOMAIN_FAULT (0x0)
#define DOMAIN_CHK (0x1)
#define DOMAIN_NOTCHK (0x3)
#define DOMAIN0 (0x0<<5)
#define DOMAIN1 (0x1<<5)
#define DOMAIN0_ATTR (DOMAIN_CHK<<0)
#define DOMAIN1_ATTR (DOMAIN_FAULT<<2)
#define RW_CB (AP_RW|DOMAIN0|CB|DESC_SEC)
/* Read/Write, cache, write back */
#define RW_CNB (AP_RW|DOMAIN0|CNB|DESC_SEC)
/* Read/Write, cache, write through */
#define RW_NCNB (AP_RW|DOMAIN0|NCNB|DESC_SEC)
/* Read/Write without cache and write buffer */
#define RW_FAULT (AP_RW|DOMAIN1|NCNB|DESC_SEC)
/* Read/Write without cache and write buffer */
void
rt_hw_mmu_init
(
void
);
#endif
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录