- 01 11月, 2017 31 次提交
-
-
由 zchen0211 提交于
-
-
由 Cao Ying 提交于
Add the LinearChainCrf operator.
-
由 Yiqun Liu 提交于
* Add documentation of cross-compiling for iOS. * Correst the typo in documentation of cross-compiling for raspberry pi. * Set ANDROID_API to 21 when it is specified < 21 for arm64-v8a in build_android.sh. * Check the input and print the usage in MergeModel.cpp.
-
由 qingqing01 提交于
Add backward implementation for LSTM operator.
-
由 qingqing01 提交于
Allocate aligned memory by posix_memalign.
-
由 dzhwinter 提交于
* "replace enum with string" * "fix layers"
-
由 Haonan 提交于
-
-
由 Yu Yang 提交于
Set gradient's data type based on its forward variable
-
由 Yu Yang 提交于
* Init commit * Make executor use ProgramDescBind * Change Attribute from BlockDesc to BlockDescBind * Since we will get the program desc in RNN, just BlockDesc is not enough.
-
由 Qiao Longfei 提交于
* add shareLod * fix sequence_conv grad infershape
-
由 QI JUN 提交于
-
由 fengjiayi 提交于
1. Change some `auto` to `auto*` 2. Change `Tensor` to `LoDTensor`
-
由 Abhinav Arora 提交于
-
-
由 Yu Yang 提交于
* AddBiasOp does not care num_flatten_dims * Add comments
-
由 Qiao Longfei 提交于
-
由 Abhinav Arora 提交于
-
由 dzhwinter 提交于
* "modify layers.py" * "fix pool interface" * "add export type to layers" * "fix based on comment"
-
由 fengjiayi 提交于
-
由 Luo Tao 提交于
-
由 Luo Tao 提交于
-
由 Luo Tao 提交于
-
由 武毅 提交于
* refine evaluator op types * update * follow comments * update * fix v2 mnist case * fix v2 mnist case * update * update
-
由 Yu Yang 提交于
* AddBiasOp does not care num_flatten_dims * Add comments
-
由 zchen0211 提交于
-
由 Qiao Longfei 提交于
-
由 Abhinav Arora 提交于
-
由 dzhwinter 提交于
* "modify layers.py" * "fix pool interface" * "add export type to layers" * "fix based on comment"
-
由 fengjiayi 提交于
-
- 31 10月, 2017 9 次提交
-
-
由 caoying03 提交于
-
由 caoying03 提交于
-
-
由 dangqingqing 提交于
-
由 Tao Luo 提交于
correct the index of cluster_train_cn/en.md
-
由 Luo Tao 提交于
-
由 dangqingqing 提交于
-
由 caoying03 提交于
-
由 dangqingqing 提交于
Use posix_memalign to allocate aligned memory, since some SIMD instructions require the alignment of memory accesses.
-