imports.yml

---
group:
  name: 'halftop'
  description: ''
  projects:
  - name: 'verilog_uart'
    description: ''
    mirrorRelease: false
    topic: ''