- 20 2月, 2020 2 次提交
- 18 2月, 2020 2 次提交
-
-
由 huzhiqiang 提交于
-
由 huzhiqiang 提交于
-
- 17 2月, 2020 1 次提交
-
-
由 Yiqun Liu 提交于
test=develop
-
- 15 2月, 2020 1 次提交
-
-
由 Yuan Shuai 提交于
* mobilenetv1/v2,mnasnet,yolonano,sr models passed with opencl image2d kernel. test=develop * Fix gflag shape define. test=develop
-
- 14 2月, 2020 5 次提交
-
-
由 GaoWei8 提交于
* Replace Softsign Eigen with c implementation test=develop
-
由 Yiqun Liu 提交于
* Optimize softmax. When the input tensor is 2-D and axis is 1, there is no need to resize. * Optimize the gru, avoid calling Tensor::Slice. test=develop * Remove a std::vector in softmax. test=develop * Define CalculateSeqWidth to get the width of a sequence. test=develop
-
由 Yuan Shuai 提交于
* comment All opencl buffer kernels. test=develop * refactor conv, depthwise into one routing selection. test=develop
-
由 hong19860320 提交于
-
由 xiaogang 提交于
-
- 13 2月, 2020 4 次提交
-
-
由 Santa An 提交于
* [LITE][BM] support VGG,Inception,Mobilenet,Darknet, test=develop
-
由 Yuan Shuai 提交于
* [LITE][OPENCL] Add opencl image2d conv3x3. test=develop
-
由 zhupengyang 提交于
-
由 zhupengyang 提交于
-
- 12 2月, 2020 7 次提交
-
-
由 Jiaying Zhao 提交于
* [LITE][OPENCL]Add scale kernel. * [LITE][OPENCL]Add scale kernel, format code style.
-
由 HappyAngel 提交于
add concat ut, test=develop * fix axis compute, test=develop * add other axis, test=develop * fix ut. test=develop
-
由 yiicy 提交于
* [ARM] add 5x5s2 depthwise conv armv8 impl, test=develop * [ARM] add int8 5x5s2 dw conv armv7 impl, test=develop * [ARM] add int8 5x5s2 dw conv impl, test=develop * [ARM] close int8 conv ut, test=develop
-
由 yiicy 提交于
[OPENCL] add sigmoid image2d kernel and ut
-
由 zhupengyang 提交于
-
由 zhupengyang 提交于
-
由 xiaogang 提交于
* fix: update fpga backend and kernel test=develop * style: style fix test=develop
-
- 11 2月, 2020 2 次提交
-
-
由 Yiqun Liu 提交于
* Optimize the transform from Paddle' Tensor to EigenVector, avoiding defining multiple DDim. * Optimize the compute implementation of several operators. test=develop
-
由 Yiqun Liu 提交于
* Optimize the InferShape of several operators. test=develop * Remove the new function, resize and CheckPositive in DDim. test=develop * Fix a bug in fc_op's InferShape. test=develop
-
- 10 2月, 2020 3 次提交
-
-
由 xiaogang 提交于
-
由 Yuan Shuai 提交于
[LITE][OPENCL] Add 3 kernels of ElementwiseAdd/FusionElemenwiseAddAct op with opencl image format (#2844) * [LITE][OPENCL] Add 3 kernels of ElementwiseAdd/FuseElementwiseAdd op. test=develop
-
由 hong19860320 提交于
-
- 08 2月, 2020 1 次提交
-
-
由 xiebaiyuan 提交于
* [LITE][OPENCL][Image]develop 1x1/5x5/7x7 routing in conv_compute ,test=develop * [LITE][OPENCL][Image]develop 1x1/5x5/7x7 routing in conv_compute ,convert bias filter in prepare for run ,test=develop
-
- 07 2月, 2020 2 次提交
-
-
由 Yuan Shuai 提交于
* [LITE][OPENCL] remove useless code. test=develop * [LITE][OPENCL] finish 4 kernel and unit tests of image2d opencl elementwise_mul kernel. test=develop * [LITE][OPENCL] Fix little bug of ASSERT. test=develop * [LITE][OPENCL] Fix bug of channel_mul_d2 and d4. test=develop
-
由 liu zhengxi 提交于
-
- 04 2月, 2020 1 次提交
-
-
由 yiicy 提交于
* refactor 5x5s1 dw conv armv8, test=develop * [ARM] refactor depthwise conv 5x5s1, and support relu6, leakey relu, test=develop * [ARM] sgemv support fuse relu6 and leakey relu,test=develop * [ARM] reduce some conv ut case, test=develop * [ARM] fix 5x5dw conv pick kernel bug, test=develop * fix code style, test=develop * [ARM] fix sgemv fuse relu6 bug, test=develop * [ARM] fix fp32 5x5s1 dw bug, test=develop * [ARM] fix fp32 5x5 dw conv pick kernel bug, test=develop
-
- 03 2月, 2020 3 次提交
-
-
由 Yuan Shuai 提交于
-
由 huzhiqiang 提交于
-
由 xiebaiyuan 提交于
* [LITE][OPENCL]develop basic image depthwiseconv,passed loop test,test=develop * [LITE][OPENCL]log to vlog(4),test=develop * [LITE][OPENCL]fix depthwise buffer conv kernel name ,test=develop
-
- 24 1月, 2020 1 次提交
-
-
由 zhupengyang 提交于
-
- 21 1月, 2020 1 次提交
-
-
由 zhupengyang 提交于
-
- 19 1月, 2020 3 次提交
-
-
由 Wilber 提交于
- modify aligned_matmul kernel for dynamically malloc memory - fix top_k_avg_pooling kernel to support data whose size is more than cuda shared memory.
-
由 zhupengyang 提交于
* [NPU] reshape x,y,out node in elementwise ops
-
由 xiebaiyuan 提交于
* [LITE][OPENCL] conv2d_1x1_image, choose simple kernel when in some case. for opencl ,test=develop * [LITE][OPENCL] conv2d_1x1_image, add looptest ,test=develop
-
- 16 1月, 2020 1 次提交
-
-
由 huzhiqiang 提交于
-