Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
PaddlePaddle
Paddle-Lite
提交
f819498f
P
Paddle-Lite
项目概览
PaddlePaddle
/
Paddle-Lite
通知
337
Star
4
Fork
1
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
271
列表
看板
标记
里程碑
合并请求
78
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
P
Paddle-Lite
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
271
Issue
271
列表
看板
标记
里程碑
合并请求
78
合并请求
78
Pages
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
提交
Issue看板
提交
f819498f
编写于
10月 20, 2018
作者:
Z
Zhen Wang
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
speedup(int_8/float) = 1.22
上级
5c289362
变更
1
隐藏空白更改
内联
并排
Showing
1 changed file
with
239 addition
and
357 deletion
+239
-357
src/operators/math/gemm_int8.cpp
src/operators/math/gemm_int8.cpp
+239
-357
未找到文件。
src/operators/math/gemm_int8.cpp
浏览文件 @
f819498f
...
...
@@ -46,383 +46,265 @@ void Gemm::AddDot6x8(int32_t k, const int8_t *a, const int8_t *b, int32_t *c,
"pld [%[a_ptr]]
\n\t
"
"pld [%[b_ptr]]
\n\t
"
"pld [%[b_ptr], #64]
\n\t
"
"vmov.s
8
q4, #0
\n\t
"
"vmov.s
8 q5, #0
\n\t
"
"vmov.s
8 q6, #0
\n\t
"
"vmov.s
8 q7, #0
\n\t
"
"vmov.s
8 q8, #0
\n\t
"
"vmov.s
8 q9, #0
\n\t
"
"vmov.s
8 q10, #0
\n\t
"
"vmov.s
8 q11, #0
\n\t
"
"vmov.s
8 q12, #0
\n\t
"
"vmov.s
8 q13, #0
\n\t
"
"vmov.s
8 q14, #0
\n\t
"
"vmov.s
8 q15, #0
\n\t
"
"vmov.s
32
q4, #0
\n\t
"
"vmov.s
32 q5, q4
\n\t
"
"vmov.s
32 q6, q4
\n\t
"
"vmov.s
32 q7, q4
\n\t
"
"vmov.s
32 q8, q4
\n\t
"
"vmov.s
32 q9, q4
\n\t
"
"vmov.s
32 q10, q4
\n\t
"
"vmov.s
32 q11, q4
\n\t
"
"vmov.s
32 q12, q4
\n\t
"
"vmov.s
32 q13, q4
\n\t
"
"vmov.s
32 q14, q4
\n\t
"
"vmov.s
32 q15, q4
\n\t
"
"mov r0, #12
\n\t
"
"subs %[kc1], %[kc1],
#1
\n\t
"
"subs %[kc1], %[kc1],
#1
\n\t
"
"blt 1f
\n\t
"
"0:
\n\t
"
"pld [%[a_ptr], #64]
\n\t
"
"pld [%[b_ptr], #128]
\n\t
"
"vld1.s8 {d0-d2}, [%[a_ptr]]!
\n\t
"
// A 4 cols, q0 used,
// 1/2 q3 used
"vmov.s8 q2, #0
\n\t
"
// q2 used
"vld1.s8 {d6-d7}, [%[b_ptr]]!
\n\t
"
// B 2 rows, B row1,
// q1
"vdup.s8 d3, d0[0]
\n\t
"
// q3 used // used
"vmlal.s8 q2, d6, d3
\n\t
"
// A col00 * B row0
"vdup.s8 d3, d0[6]
\n\t
"
// q3 used
"vmlal.s8 q2, d7, d3
\n\t
"
// A col10 * B row1,
// q3 free
"vaddw.s16 q4, q4, d4
\n\t
"
"vaddw.s16 q5, q5, d5
\n\t
"
// res row 0
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[1]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d0[7]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q6, q6, d4
\n\t
"
"vaddw.s16 q7, q7, d5
\n\t
"
// res row 1
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[2]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[0]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q8, q8, d4
\n\t
"
"vaddw.s16 q9, q9, d5
\n\t
"
// res row 2
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[3]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[1]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q10, q10, d4
\n\t
"
"vaddw.s16 q11, q11, d5
\n\t
"
// res row 3
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[4]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[2]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q12, q12, d4
\n\t
"
"vaddw.s16 q13, q13, d5
\n\t
"
// res row 4
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[5]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[3]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q14, q14, d4
\n\t
"
"vaddw.s16 q15, q15, d5
\n\t
"
// res row 5
"vld1.s8 {d6-d7}, [%[b_ptr]]!
\n\t
"
// B 2 rows, B row1,
// q1
"vmov.s8 q2, #0
\n\t
"
// q2 used
"vdup.s8 d3, d1[4]
\n\t
"
// q3 used // used
"vmlal.s8 q2, d6, d3
\n\t
"
// A col00 * B row0
"vdup.s8 d3, d2[2]
\n\t
"
// q3 used
"vmlal.s8 q2, d7, d3
\n\t
"
// A col10 * B row1,
// q3 free
"vaddw.s16 q4, q4, d4
\n\t
"
"vaddw.s16 q5, q5, d5
\n\t
"
// res row 0
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d1[5]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[3]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q6, q6, d4
\n\t
"
"vaddw.s16 q7, q7, d5
\n\t
"
// res row 1
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d1[6]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[4]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q8, q8, d4
\n\t
"
"vaddw.s16 q9, q9, d5
\n\t
"
// res row 2
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d1[7]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[5]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q10, q10, d4
\n\t
"
"vaddw.s16 q11, q11, d5
\n\t
"
// res row 3
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d2[0]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[6]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q12, q12, d4
\n\t
"
"vaddw.s16 q13, q13, d5
\n\t
"
// res row 4
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d2[1]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[7]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q14, q14, d4
\n\t
"
"vaddw.s16 q15, q15, d5
\n\t
"
// res row 5
"vld1.s8 {d0-d2}, [%[a_ptr]]!
\n\t
"
// A 4 cols, q0 used,
// 1/2 q3 used
"vmov.s8 q2, #0
\n\t
"
// q2 used
"vld1.s8 {d6-d7}, [%[b_ptr]]!
\n\t
"
// B 2 rows, B row1,
// q1
"vdup.s8 d3, d0[0]
\n\t
"
// q3 used // used
"vmlal.s8 q2, d6, d3
\n\t
"
// A col00 * B row0
"vdup.s8 d3, d0[6]
\n\t
"
// q3 used
"vmlal.s8 q2, d7, d3
\n\t
"
// A col10 * B row1,
// q3 free
"vaddw.s16 q4, q4, d4
\n\t
"
"vaddw.s16 q5, q5, d5
\n\t
"
// res row 0
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[1]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d0[7]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q6, q6, d4
\n\t
"
"vaddw.s16 q7, q7, d5
\n\t
"
// res row 1
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[2]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[0]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q8, q8, d4
\n\t
"
"vaddw.s16 q9, q9, d5
\n\t
"
// res row 2
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[3]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[1]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q10, q10, d4
\n\t
"
"vaddw.s16 q11, q11, d5
\n\t
"
// res row 3
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[4]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[2]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q12, q12, d4
\n\t
"
"vaddw.s16 q13, q13, d5
\n\t
"
// res row 4
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[5]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[3]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q14, q14, d4
\n\t
"
"vaddw.s16 q15, q15, d5
\n\t
"
// res row 5
"vld1.s8 {d6-d7}, [%[b_ptr]]!
\n\t
"
// B 2 rows, B row1,
// q1
"vmov.s8 q2, #0
\n\t
"
// q2 used
"vdup.s8 d3, d1[4]
\n\t
"
// q3 used // used
"vmlal.s8 q2, d6, d3
\n\t
"
// A col00 * B row0
"vdup.s8 d3, d2[2]
\n\t
"
// q3 used
"vmlal.s8 q2, d7, d3
\n\t
"
// A col10 * B row1,
// q3 free
"vaddw.s16 q4, q4, d4
\n\t
"
"vaddw.s16 q5, q5, d5
\n\t
"
// res row 0
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d1[5]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[3]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q6, q6, d4
\n\t
"
"vaddw.s16 q7, q7, d5
\n\t
"
// res row 1
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d1[6]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[4]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q8, q8, d4
\n\t
"
"vaddw.s16 q9, q9, d5
\n\t
"
// res row 2
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d1[7]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[5]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q10, q10, d4
\n\t
"
"vaddw.s16 q11, q11, d5
\n\t
"
// res row 3
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d2[0]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[6]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q12, q12, d4
\n\t
"
"vaddw.s16 q13, q13, d5
\n\t
"
// res row 4
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d2[1]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[7]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q14, q14, d4
\n\t
"
"vaddw.s16 q15, q15, d5
\n\t
"
// res row 5
"vld1.s8 {d0-d2}, [%[a_ptr]]!
\n\t
"
// A 4 cols
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 1st row
"vmovl.s8 q2, d0
\n\t
"
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d4[0]
\n\t
"
"vmlal.s16 q5, d7, d4[0]
\n\t
"
"vmlal.s16 q6, d6, d4[1]
\n\t
"
"vmlal.s16 q7, d7, d4[1]
\n\t
"
"vmlal.s16 q8, d6, d4[2]
\n\t
"
"vmlal.s16 q9, d7, d4[2]
\n\t
"
"vmlal.s16 q10, d6, d4[3]
\n\t
"
"vmlal.s16 q11, d7, d4[3]
\n\t
"
"vmlal.s16 q12, d6, d5[0]
\n\t
"
"vmlal.s16 q13, d7, d5[0]
\n\t
"
"vmlal.s16 q14, d6, d5[1]
\n\t
"
"vmlal.s16 q15, d7, d5[1]
\n\t
"
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 2nd row
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d5[2]
\n\t
"
"vmlal.s16 q5, d7, d5[2]
\n\t
"
"vmlal.s16 q6, d6, d5[3]
\n\t
"
"vmlal.s16 q7, d7, d5[3]
\n\t
"
"vmovl.s8 q2, d1
\n\t
"
"vmlal.s16 q8, d6, d4[0]
\n\t
"
"vmlal.s16 q9, d7, d4[0]
\n\t
"
"vmlal.s16 q10, d6, d4[1]
\n\t
"
"vmlal.s16 q11, d7, d4[1]
\n\t
"
"vmlal.s16 q12, d6, d4[2]
\n\t
"
"vmlal.s16 q13, d7, d4[2]
\n\t
"
"vmlal.s16 q14, d6, d4[3]
\n\t
"
"vmlal.s16 q15, d7, d4[3]
\n\t
"
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 3th row
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d5[0]
\n\t
"
"vmlal.s16 q5, d7, d5[0]
\n\t
"
"vmlal.s16 q6, d6, d5[1]
\n\t
"
"vmlal.s16 q7, d7, d5[1]
\n\t
"
"vmlal.s16 q8, d6, d5[2]
\n\t
"
"vmlal.s16 q9, d7, d5[2]
\n\t
"
"vmlal.s16 q10, d6, d5[3]
\n\t
"
"vmlal.s16 q11, d7, d5[3]
\n\t
"
"vmovl.s8 q2, d2
\n\t
"
"vmlal.s16 q12, d6, d4[0]
\n\t
"
"vmlal.s16 q13, d7, d4[0]
\n\t
"
"vmlal.s16 q14, d6, d4[1]
\n\t
"
"vmlal.s16 q15, d7, d4[1]
\n\t
"
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 4th row
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d4[2]
\n\t
"
"vmlal.s16 q5, d7, d4[2]
\n\t
"
"vmlal.s16 q6, d6, d4[3]
\n\t
"
"vmlal.s16 q7, d7, d4[3]
\n\t
"
"vmlal.s16 q8, d6, d5[0]
\n\t
"
"vmlal.s16 q9, d7, d5[0]
\n\t
"
"vmlal.s16 q10, d6, d5[1]
\n\t
"
"vmlal.s16 q11, d7, d5[1]
\n\t
"
"vmlal.s16 q12, d6, d5[2]
\n\t
"
"vmlal.s16 q13, d7, d5[2]
\n\t
"
"vmlal.s16 q14, d6, d5[3]
\n\t
"
"vmlal.s16 q15, d7, d5[3]
\n\t
"
"vld1.s8 {d0-d2}, [%[a_ptr]]!
\n\t
"
// A 4 cols
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 1st row
"vmovl.s8 q2, d0
\n\t
"
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d4[0]
\n\t
"
"vmlal.s16 q5, d7, d4[0]
\n\t
"
"vmlal.s16 q6, d6, d4[1]
\n\t
"
"vmlal.s16 q7, d7, d4[1]
\n\t
"
"vmlal.s16 q8, d6, d4[2]
\n\t
"
"vmlal.s16 q9, d7, d4[2]
\n\t
"
"vmlal.s16 q10, d6, d4[3]
\n\t
"
"vmlal.s16 q11, d7, d4[3]
\n\t
"
"vmlal.s16 q12, d6, d5[0]
\n\t
"
"vmlal.s16 q13, d7, d5[0]
\n\t
"
"vmlal.s16 q14, d6, d5[1]
\n\t
"
"vmlal.s16 q15, d7, d5[1]
\n\t
"
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 2nd row
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d5[2]
\n\t
"
"vmlal.s16 q5, d7, d5[2]
\n\t
"
"vmlal.s16 q6, d6, d5[3]
\n\t
"
"vmlal.s16 q7, d7, d5[3]
\n\t
"
"vmovl.s8 q2, d1
\n\t
"
"vmlal.s16 q8, d6, d4[0]
\n\t
"
"vmlal.s16 q9, d7, d4[0]
\n\t
"
"vmlal.s16 q10, d6, d4[1]
\n\t
"
"vmlal.s16 q11, d7, d4[1]
\n\t
"
"vmlal.s16 q12, d6, d4[2]
\n\t
"
"vmlal.s16 q13, d7, d4[2]
\n\t
"
"vmlal.s16 q14, d6, d4[3]
\n\t
"
"vmlal.s16 q15, d7, d4[3]
\n\t
"
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 3th row
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d5[0]
\n\t
"
"vmlal.s16 q5, d7, d5[0]
\n\t
"
"vmlal.s16 q6, d6, d5[1]
\n\t
"
"vmlal.s16 q7, d7, d5[1]
\n\t
"
"vmlal.s16 q8, d6, d5[2]
\n\t
"
"vmlal.s16 q9, d7, d5[2]
\n\t
"
"vmlal.s16 q10, d6, d5[3]
\n\t
"
"vmlal.s16 q11, d7, d5[3]
\n\t
"
"vmovl.s8 q2, d2
\n\t
"
"vmlal.s16 q12, d6, d4[0]
\n\t
"
"vmlal.s16 q13, d7, d4[0]
\n\t
"
"vmlal.s16 q14, d6, d4[1]
\n\t
"
"vmlal.s16 q15, d7, d4[1]
\n\t
"
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 4th row
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d4[2]
\n\t
"
"vmlal.s16 q5, d7, d4[2]
\n\t
"
"vmlal.s16 q6, d6, d4[3]
\n\t
"
"vmlal.s16 q7, d7, d4[3]
\n\t
"
"vmlal.s16 q8, d6, d5[0]
\n\t
"
"vmlal.s16 q9, d7, d5[0]
\n\t
"
"vmlal.s16 q10, d6, d5[1]
\n\t
"
"vmlal.s16 q11, d7, d5[1]
\n\t
"
"vmlal.s16 q12, d6, d5[2]
\n\t
"
"vmlal.s16 q13, d7, d5[2]
\n\t
"
"vmlal.s16 q14, d6, d5[3]
\n\t
"
"vmlal.s16 q15, d7, d5[3]
\n\t
"
"subs %[kc1], %[kc1], #1
\n\t
"
"bge 0b
\n\t
"
"1:
\n\t
"
// last <8 rows
"subs %[kc3], %[kc3], #1
\n\t
"
"blt 2f
\n\t
"
"vld1.s8 {d0-d2}, [%[a_ptr]]!
\n\t
"
"vmov.s8 q2, #0
\n\t
"
"vld1.s8 {d6-d7}, [%[b_ptr]]!
\n\t
"
"vdup.s8 d3, d0[0]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d0[6]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q4, q4, d4
\n\t
"
"vaddw.s16 q5, q5, d5
\n\t
"
// res row 0
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[1]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d0[7]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q6, q6, d4
\n\t
"
"vaddw.s16 q7, q7, d5
\n\t
"
// res row 1
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[2]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[0]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q8, q8, d4
\n\t
"
"vaddw.s16 q9, q9, d5
\n\t
"
// res row 2
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[3]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[1]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q10, q10, d4
\n\t
"
"vaddw.s16 q11, q11, d5
\n\t
"
// res row 3
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[4]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[2]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q12, q12, d4
\n\t
"
"vaddw.s16 q13, q13, d5
\n\t
"
// res row 4
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d0[5]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d1[3]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q14, q14, d4
\n\t
"
"vaddw.s16 q15, q15, d5
\n\t
"
// res row 5
"vld1.s8 {d6-d7}, [%[b_ptr]]!
\n\t
"
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d1[4]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[2]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q4, q4, d4
\n\t
"
"vaddw.s16 q5, q5, d5
\n\t
"
// res row 0
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d1[5]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[3]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q6, q6, d4
\n\t
"
"vaddw.s16 q7, q7, d5
\n\t
"
// res row 1
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d1[6]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[4]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q8, q8, d4
\n\t
"
"vaddw.s16 q9, q9, d5
\n\t
"
// res row 2
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d1[7]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[5]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q10, q10, d4
\n\t
"
"vaddw.s16 q11, q11, d5
\n\t
"
// res row 3
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d2[0]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[6]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q12, q12, d4
\n\t
"
"vaddw.s16 q13, q13, d5
\n\t
"
// res row 4
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d3, d2[1]
\n\t
"
"vmlal.s8 q2, d6, d3
\n\t
"
"vdup.s8 d3, d2[7]
\n\t
"
"vmlal.s8 q2, d7, d3
\n\t
"
"vaddw.s16 q14, q14, d4
\n\t
"
"vaddw.s16 q15, q15, d5
\n\t
"
// res row 5
"vld1.s8 {d0-d2}, [%[a_ptr]]!
\n\t
"
// A 4 cols
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 1st row
"vmovl.s8 q2, d0
\n\t
"
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d4[0]
\n\t
"
"vmlal.s16 q5, d7, d4[0]
\n\t
"
"vmlal.s16 q6, d6, d4[1]
\n\t
"
"vmlal.s16 q7, d7, d4[1]
\n\t
"
"vmlal.s16 q8, d6, d4[2]
\n\t
"
"vmlal.s16 q9, d7, d4[2]
\n\t
"
"vmlal.s16 q10, d6, d4[3]
\n\t
"
"vmlal.s16 q11, d7, d4[3]
\n\t
"
"vmlal.s16 q12, d6, d5[0]
\n\t
"
"vmlal.s16 q13, d7, d5[0]
\n\t
"
"vmlal.s16 q14, d6, d5[1]
\n\t
"
"vmlal.s16 q15, d7, d5[1]
\n\t
"
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 2nd row
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d5[2]
\n\t
"
"vmlal.s16 q5, d7, d5[2]
\n\t
"
"vmlal.s16 q6, d6, d5[3]
\n\t
"
"vmlal.s16 q7, d7, d5[3]
\n\t
"
"vmovl.s8 q2, d1
\n\t
"
"vmlal.s16 q8, d6, d4[0]
\n\t
"
"vmlal.s16 q9, d7, d4[0]
\n\t
"
"vmlal.s16 q10, d6, d4[1]
\n\t
"
"vmlal.s16 q11, d7, d4[1]
\n\t
"
"vmlal.s16 q12, d6, d4[2]
\n\t
"
"vmlal.s16 q13, d7, d4[2]
\n\t
"
"vmlal.s16 q14, d6, d4[3]
\n\t
"
"vmlal.s16 q15, d7, d4[3]
\n\t
"
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 3th row
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d5[0]
\n\t
"
"vmlal.s16 q5, d7, d5[0]
\n\t
"
"vmlal.s16 q6, d6, d5[1]
\n\t
"
"vmlal.s16 q7, d7, d5[1]
\n\t
"
"vmlal.s16 q8, d6, d5[2]
\n\t
"
"vmlal.s16 q9, d7, d5[2]
\n\t
"
"vmlal.s16 q10, d6, d5[3]
\n\t
"
"vmlal.s16 q11, d7, d5[3]
\n\t
"
"vmovl.s8 q2, d2
\n\t
"
"vmlal.s16 q12, d6, d4[0]
\n\t
"
"vmlal.s16 q13, d7, d4[0]
\n\t
"
"vmlal.s16 q14, d6, d4[1]
\n\t
"
"vmlal.s16 q15, d7, d4[1]
\n\t
"
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 4th row
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d4[2]
\n\t
"
"vmlal.s16 q5, d7, d4[2]
\n\t
"
"vmlal.s16 q6, d6, d4[3]
\n\t
"
"vmlal.s16 q7, d7, d4[3]
\n\t
"
"vmlal.s16 q8, d6, d5[0]
\n\t
"
"vmlal.s16 q9, d7, d5[0]
\n\t
"
"vmlal.s16 q10, d6, d5[1]
\n\t
"
"vmlal.s16 q11, d7, d5[1]
\n\t
"
"vmlal.s16 q12, d6, d5[2]
\n\t
"
"vmlal.s16 q13, d7, d5[2]
\n\t
"
"vmlal.s16 q14, d6, d5[3]
\n\t
"
"vmlal.s16 q15, d7, d5[3]
\n\t
"
"2:
\n\t
"
// last <4 rows
"subs %[kc5], %[kc5], #1
\n\t
"
"blt 3f
\n\t
"
"vld1.s8 {d0, d1}, [%[a_ptr]], r0
\n\t
"
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d6, d0[0]
\n\t
"
"vld1.s8 {d2-d3}, [%[b_ptr]]!
\n\t
"
"vdup.s8 d7, d0[6]
\n\t
"
"vmlal.s8 q2, d2, d6
\n\t
"
"vmlal.s8 q2, d3, d7
\n\t
"
"vaddw.s16 q4, q4, d4
\n\t
"
"vaddw.s16 q5, q5, d5
\n\t
"
// res row 0
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d6, d0[1]
\n\t
"
"vdup.s8 d7, d0[7]
\n\t
"
"vmlal.s8 q2, d2, d6
\n\t
"
"vmlal.s8 q2, d3, d7
\n\t
"
"vaddw.s16 q6, q6, d4
\n\t
"
"vaddw.s16 q7, q7, d5
\n\t
"
// res row 1
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d6, d0[2]
\n\t
"
"vdup.s8 d7, d1[0]
\n\t
"
"vmlal.s8 q2, d2, d6
\n\t
"
"vmlal.s8 q2, d3, d7
\n\t
"
"vaddw.s16 q8, q8, d4
\n\t
"
"vaddw.s16 q9, q9, d5
\n\t
"
// res row 2
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d6, d0[3]
\n\t
"
"vdup.s8 d7, d1[1]
\n\t
"
"vmlal.s8 q2, d2, d6
\n\t
"
"vmlal.s8 q2, d3, d7
\n\t
"
"vaddw.s16 q10, q10, d4
\n\t
"
"vaddw.s16 q11, q11, d5
\n\t
"
// res row 3
"vmov.s8 q2, #0.
\n\t
"
"vdup.s8 d6, d0[4]
\n\t
"
"vdup.s8 d7, d1[2]
\n\t
"
"vmlal.s8 q2, d2, d6
\n\t
"
"vmlal.s8 q2, d3, d7
\n\t
"
"vaddw.s16 q12, q12, d4
\n\t
"
"vaddw.s16 q13, q13, d5
\n\t
"
// res row 4
"vmov.s8 q2, #0
\n\t
"
"vdup.s8 d6, d0[5]
\n\t
"
"vdup.s8 d7, d1[3]
\n\t
"
"vmlal.s8 q2, d2, d6
\n\t
"
"vmlal.s8 q2, d3, d7
\n\t
"
"vaddw.s16 q14, q14, d4
\n\t
"
"vaddw.s16 q15, q15, d5
\n\t
"
// res row 5
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 1st row
"vmovl.s8 q2, d0
\n\t
"
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d4[0]
\n\t
"
"vmlal.s16 q5, d7, d4[0]
\n\t
"
"vmlal.s16 q6, d6, d4[1]
\n\t
"
"vmlal.s16 q7, d7, d4[1]
\n\t
"
"vmlal.s16 q8, d6, d4[2]
\n\t
"
"vmlal.s16 q9, d7, d4[2]
\n\t
"
"vmlal.s16 q10, d6, d4[3]
\n\t
"
"vmlal.s16 q11, d7, d4[3]
\n\t
"
"vmlal.s16 q12, d6, d5[0]
\n\t
"
"vmlal.s16 q13, d7, d5[0]
\n\t
"
"vmlal.s16 q14, d6, d5[1]
\n\t
"
"vmlal.s16 q15, d7, d5[1]
\n\t
"
"vld1.s8 {d3}, [%[b_ptr]]!
\n\t
"
// B 2nd row
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d5[2]
\n\t
"
"vmlal.s16 q5, d7, d5[2]
\n\t
"
"vmlal.s16 q6, d6, d5[3]
\n\t
"
"vmlal.s16 q7, d7, d5[3]
\n\t
"
"vmovl.s8 q2, d1
\n\t
"
"vmlal.s16 q8, d6, d4[0]
\n\t
"
"vmlal.s16 q9, d7, d4[0]
\n\t
"
"vmlal.s16 q10, d6, d4[1]
\n\t
"
"vmlal.s16 q11, d7, d4[1]
\n\t
"
"vmlal.s16 q12, d6, d4[2]
\n\t
"
"vmlal.s16 q13, d7, d4[2]
\n\t
"
"vmlal.s16 q14, d6, d4[3]
\n\t
"
"vmlal.s16 q15, d7, d4[3]
\n\t
"
"3:
\n\t
"
// last <2 rows
"subs %[kc6], %[kc6], #1
\n\t
"
"blt 4f
\n\t
"
"vld1.s8 {d0}, [%[a_ptr]]
\n\t
"
"vld1.s8 {d1}, [%[b_ptr]]
\n\t
"
"vdup.s8 d2, d0[0]
\n\t
"
"vmull.s8 q2, d1, d2
\n\t
"
"vaddw.s16 q4, q4, d4
\n\t
"
"vaddw.s16 q5, q5, d5
\n\t
"
// res row 0
"vdup.s8 d2, d0[1]
\n\t
"
"vmull.s8 q2, d1, d2
\n\t
"
"vaddw.s16 q6, q6, d4
\n\t
"
"vaddw.s16 q7, q7, d5
\n\t
"
// res row 1
"vdup.s8 d2, d0[2]
\n\t
"
"vmull.s8 q2, d1, d2
\n\t
"
"vaddw.s16 q8, q8, d4
\n\t
"
"vaddw.s16 q9, q9, d5
\n\t
"
// res row 2
"vdup.s8 d2, d0[3]
\n\t
"
"vmull.s8 q2, d1, d2
\n\t
"
"vaddw.s16 q10, q10, d4
\n\t
"
"vaddw.s16 q11, q11, d5
\n\t
"
// res row 3
"vdup.s8 d2, d0[4]
\n\t
"
"vmull.s8 q2, d1, d2
\n\t
"
"vaddw.s16 q12, q12, d4
\n\t
"
"vaddw.s16 q13, q13, d5
\n\t
"
// res row 4
"vdup.s8 d2, d0[5]
\n\t
"
"vmull.s8 q2, d1, d2
\n\t
"
"vaddw.s16 q14, q14, d4
\n\t
"
"vaddw.s16 q15, q15, d5
\n\t
"
// res row 4
"vld1.s8 {d3}, [%[b_ptr]]
\n\t
"
"vmovl.s8 q2, d0
\n\t
"
"vmovl.s8 q3, d3
\n\t
"
"vmlal.s16 q4, d6, d4[0]
\n\t
"
"vmlal.s16 q5, d7, d4[0]
\n\t
"
"vmlal.s16 q6, d6, d4[1]
\n\t
"
"vmlal.s16 q7, d7, d4[1]
\n\t
"
"vmlal.s16 q8, d6, d4[2]
\n\t
"
"vmlal.s16 q9, d7, d4[2]
\n\t
"
"vmlal.s16 q10, d6, d4[3]
\n\t
"
"vmlal.s16 q11, d7, d4[3]
\n\t
"
"vmlal.s16 q12, d6, d5[0]
\n\t
"
"vmlal.s16 q13, d7, d5[0]
\n\t
"
"vmlal.s16 q14, d6, d5[1]
\n\t
"
"vmlal.s16 q15, d7, d5[1]
\n\t
"
"4:
\n\t
"
"vst1.32 {q4, q5}, [%[c]], %[step]
\n\t
"
"vst1.32 {q6, q7}, [%[c]], %[step]
\n\t
"
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑！
取消
想要评论请
注册
或
登录
