Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
PaddlePaddle
Paddle-Lite
提交
e2df8071
P
Paddle-Lite
项目概览
PaddlePaddle
/
Paddle-Lite
通知
331
Star
4
Fork
1
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
271
列表
看板
标记
里程碑
合并请求
78
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
P
Paddle-Lite
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
271
Issue
271
列表
看板
标记
里程碑
合并请求
78
合并请求
78
Pages
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
提交
Issue看板
提交
e2df8071
编写于
8月 07, 2020
作者:
C
chenjiaoAngel
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
test=develop
上级
ff8c95d8
变更
4
显示空白变更内容
内联
并排
Showing
4 changed file
with
173 addition
and
174 deletion
+173
-174
lite/backends/arm/math/conv3x3s1p01_depthwise_fp32.cc
lite/backends/arm/math/conv3x3s1p01_depthwise_fp32.cc
+4
-4
lite/backends/arm/math/conv3x3s1p01_depthwise_fp32_relu.cc
lite/backends/arm/math/conv3x3s1p01_depthwise_fp32_relu.cc
+54
-54
lite/backends/arm/math/conv3x3s2p01_depthwise_fp32.cc
lite/backends/arm/math/conv3x3s2p01_depthwise_fp32.cc
+1
-1
lite/backends/arm/math/conv3x3s2p01_depthwise_fp32_relu.cc
lite/backends/arm/math/conv3x3s2p01_depthwise_fp32_relu.cc
+114
-115
未找到文件。
lite/backends/arm/math/conv3x3s1p01_depthwise_fp32.cc
浏览文件 @
e2df8071
...
...
@@ -2630,8 +2630,8 @@ void conv_depthwise_3x3s1p1_bias_leakyRelu(float *dout,
int
cnt
=
cnt_col
;
asm
volatile
(
INIT_S1
LEFT_COMPUTE_S1
LEFT_RESULT_S1_LEAKY_RELU
MID_COMPUTE_S1
MID_RESULT_S1_LEAKY_RELU
RIGHT_COMPUTE_S1
RIGHT_RESULT_S1_LEAKY_RELU
MID_COMPUTE_S1
MID_RESULT_S1_LEAKY_RELU
RIGHT_
COMPUTE_S1
RIGHT_
RESULT_S1_LEAKY_RELU
:
[
cnt
]
"+r"
(
cnt
),
[
din_ptr0
]
"+r"
(
din_ptr0
),
[
din_ptr1
]
"+r"
(
din_ptr1
),
...
...
@@ -2728,8 +2728,8 @@ void conv_depthwise_3x3s1p1_bias_leakyRelu(float *dout,
unsigned
int
*
rmask_ptr
=
rmask
;
unsigned
int
*
vmask_ptr
=
vmask
;
asm
volatile
(
INIT_S1
LEFT_COMPUTE_S1
LEFT_RESULT_S1_LEAKY_RELU
MID_COMPUTE_S1
MID_RESULT_S1_LEAKY_RELU
RIGHT_COMPUTE_S1
RIGHT_RESULT_S1_LEAKY_RELU
MID_COMPUTE_S1
MID_RESULT_S1_LEAKY_RELU
RIGHT_
COMPUTE_S1
RIGHT_
RESULT_S1_LEAKY_RELU
:
[
dout_ptr1
]
"+r"
(
doutr0
),
[
dout_ptr2
]
"+r"
(
doutr1
),
[
din0_ptr
]
"+r"
(
din_ptr0
),
...
...
lite/backends/arm/math/conv3x3s1p01_depthwise_fp32_relu.cc
浏览文件 @
e2df8071
...
...
@@ -1202,7 +1202,7 @@ namespace math {
* \brief depthwise convolution, kernel size 3x3, stride 1, pad 1, with bias,
* width > 4
*/
void
conv_depthwise_3x3s1p1_bias_no_relu
(
float
*
dout
,
void
conv_depthwise_3x3s1p1_bias_no_relu
(
float
*
dout
,
const
float
*
din
,
const
float
*
weights
,
const
float
*
bias
,
...
...
@@ -1670,7 +1670,7 @@ void conv_depthwise_3x3s1p1_bias_relu(float *dout,
[
din_ptr5
]
"+r"
(
din_ptr5
),
[
doutr0
]
"+r"
(
doutr0
),
[
doutr1
]
"+r"
(
doutr1
),
[
doutr2
]
"+r"
(
doutr2
)
,
[
doutr2
]
"+r"
(
doutr2
)
,
[
doutr3
]
"+r"
(
doutr3
)
:
[
w0
]
"w"
(
wr0
),
[
w1
]
"w"
(
wr1
),
...
...
@@ -2609,17 +2609,17 @@ void conv_depthwise_3x3s1p0_bias_relu(float *dout,
int
cnt
=
tile_w
;
unsigned
int
*
rmask_ptr
=
rmask
;
unsigned
int
*
vmask_ptr
=
vmask
;
asm
volatile
(
INIT_S1
asm
volatile
(
INIT_S1
"sub %[din0_ptr], #8 @ 0pad + 2 float data overlap
\n
"
"sub %[din1_ptr], #8 @ 0pad + 2 float data overlap
\n
"
"sub %[din2_ptr], #8 @ 0pad + 2 float data overlap
\n
"
"sub %[din3_ptr], #8 @ 0pad + 2 float data overlap
\n
"
"vext.32 q6, q8, q9, #1 @ 0012
\n
"
"vext.32 q7, q8, q9, #2 @ 1234
\n
"
MID_COMPUTE_S1
MID_RESULT_S1_RELU
"vext.32 q7, q8, q9, #2 @ 1234
\n
"
MID_COMPUTE_S1
MID_RESULT_S1_RELU
"cmp %[remain], #1
\n
"
"blt 0f
\n
"
RIGHT_COMPUTE_S1
RIGHT_RESULT_S1_RELU
"0:
\n
"
"blt 0f
\n
"
RIGHT_COMPUTE_S1
RIGHT_RESULT_S1_RELU
"0:
\n
"
:
[
dout_ptr1
]
"+r"
(
doutr0
),
[
dout_ptr2
]
"+r"
(
doutr1
),
[
din0_ptr
]
"+r"
(
din_ptr0
),
...
...
lite/backends/arm/math/conv3x3s2p01_depthwise_fp32.cc
浏览文件 @
e2df8071
lite/backends/arm/math/conv3x3s2p01_depthwise_fp32_relu.cc
浏览文件 @
e2df8071
...
...
@@ -1663,8 +1663,8 @@ void conv_depthwise_3x3s2p0_bias_relu(float* dout,
}
int
cnt
=
tile_w
;
unsigned
int
*
mask_ptr
=
dmask
;
asm
volatile
(
INIT_S2
MID_COMPUTE_S2
MID_RESULT_S2_RELU
RIGHT_COMPUTE_S2
RIGHT_RESULT_S2_RELU
asm
volatile
(
INIT_S2
MID_COMPUTE_S2
MID_RESULT_S2_RELU
RIGHT_COMPUTE_S2
RIGHT_RESULT_S2_RELU
:
[
din0_ptr
]
"+r"
(
din0_ptr
),
[
din1_ptr
]
"+r"
(
din1_ptr
),
[
din2_ptr
]
"+r"
(
din2_ptr
),
...
...
@@ -1838,8 +1838,7 @@ void conv_depthwise_3x3s2p0_bias_no_relu(float* dout,
MID_COMPUTE_S2
MID_RESULT_S2
"cmp %w[remain], #1
\n
"
"blt 4f
\n
"
RIGHT_COMPUTE_S2
RIGHT_RESULT_S2
"4:
\n
"
RIGHT_RESULT_S2
"4:
\n
"
:
[
inptr0
]
"+r"
(
din0_ptr
),
[
inptr1
]
"+r"
(
din1_ptr
),
[
inptr2
]
"+r"
(
din2_ptr
),
...
...
@@ -1908,8 +1907,8 @@ void conv_depthwise_3x3s2p0_bias_no_relu(float* dout,
}
int
cnt
=
tile_w
;
unsigned
int
*
mask_ptr
=
dmask
;
asm
volatile
(
INIT_S2
MID_COMPUTE_S2
MID_RESULT_S2
RIGHT_COMPUTE_S2
RIGHT_RESULT_S2
asm
volatile
(
INIT_S2
MID_COMPUTE_S2
MID_RESULT_S2
RIGHT_COMPUTE_S2
RIGHT_RESULT_S2
:
[
din0_ptr
]
"+r"
(
din0_ptr
),
[
din1_ptr
]
"+r"
(
din1_ptr
),
[
din2_ptr
]
"+r"
(
din2_ptr
),
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录