at91: Enable slow master clock on meesc board
Normally the processor clock has a divisor of 2.
In some cases this this needs to be set to 4.
Check the user has set environment mdiv to 4 to change the divisor.
Signed-off-by: NDaniel Gorsulowski <Daniel.Gorsulowski@esd.eu>
Showing
想要评论请 注册 或 登录