提交 7f2b7cee 编写于 作者: H Hans Verkuil 提交者: Thierry Reding

ARM: tegra: Add CEC support for Tegra124

Add support for the Tegra CEC IP to the Tegra124 DTSI and link it to the
HDMI controller via phandle.
Signed-off-by: NHans Verkuil <hans.verkuil@cisco.com>
Signed-off-by: NThierry Reding <treding@nvidia.com>
上级 2bd6bf03
...@@ -124,7 +124,7 @@ ...@@ -124,7 +124,7 @@
nvidia,head = <1>; nvidia,head = <1>;
}; };
hdmi@54280000 { hdmi: hdmi@54280000 {
compatible = "nvidia,tegra124-hdmi"; compatible = "nvidia,tegra124-hdmi";
reg = <0x0 0x54280000 0x0 0x00040000>; reg = <0x0 0x54280000 0x0 0x00040000>;
interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
...@@ -852,6 +852,16 @@ ...@@ -852,6 +852,16 @@
status = "disabled"; status = "disabled";
}; };
cec@70015000 {
compatible = "nvidia,tegra124-cec";
reg = <0x0 0x70015000 0x0 0x00001000>;
interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&tegra_car TEGRA124_CLK_CEC>;
clock-names = "cec";
status = "disabled";
hdmi-phandle = <&hdmi>;
};
soctherm: thermal-sensor@700e2000 { soctherm: thermal-sensor@700e2000 {
compatible = "nvidia,tegra124-soctherm"; compatible = "nvidia,tegra124-soctherm";
reg = <0x0 0x700e2000 0x0 0x600 /* SOC_THERM reg_base */ reg = <0x0 0x700e2000 0x0 0x600 /* SOC_THERM reg_base */
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册