prima2 and marco have diffetent l2 cache configuration, so
we initialize l2x0 cache based on dtb given to kernel.
Signed-off-by: NBarry Song <Baohua.Song@csr.com>
Reviewed-by: NMark Rutland <mark.rutland@arm.com>