i2c-mpc.c 20.2 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
/*
 * (C) Copyright 2003-2004
 * Humboldt Solutions Ltd, adrian@humboldt.co.uk.

 * This is a combined i2c adapter and algorithm driver for the
 * MPC107/Tsi107 PowerPC northbridge and processors that include
 * the same I2C unit (8240, 8245, 85xx).
 *
 * Release 0.8
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/sched.h>
#include <linux/init.h>
20 21
#include <linux/of_platform.h>
#include <linux/of_i2c.h>
22
#include <linux/slab.h>
23

24
#include <linux/io.h>
L
Linus Torvalds 已提交
25 26 27 28 29
#include <linux/fsl_devices.h>
#include <linux/i2c.h>
#include <linux/interrupt.h>
#include <linux/delay.h>

30 31 32
#include <asm/mpc52xx.h>
#include <sysdev/fsl_soc.h>

33 34
#define DRV_NAME "mpc-i2c"

35 36 37
#define MPC_I2C_CLOCK_LEGACY   0
#define MPC_I2C_CLOCK_PRESERVE (~0U)

38 39 40 41
#define MPC_I2C_FDR   0x04
#define MPC_I2C_CR    0x08
#define MPC_I2C_SR    0x0c
#define MPC_I2C_DR    0x10
L
Linus Torvalds 已提交
42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59
#define MPC_I2C_DFSRR 0x14

#define CCR_MEN  0x80
#define CCR_MIEN 0x40
#define CCR_MSTA 0x20
#define CCR_MTX  0x10
#define CCR_TXAK 0x08
#define CCR_RSTA 0x04

#define CSR_MCF  0x80
#define CSR_MAAS 0x40
#define CSR_MBB  0x20
#define CSR_MAL  0x10
#define CSR_SRW  0x04
#define CSR_MIF  0x02
#define CSR_RXAK 0x01

struct mpc_i2c {
60
	struct device *dev;
A
Al Viro 已提交
61
	void __iomem *base;
L
Linus Torvalds 已提交
62 63 64 65
	u32 interrupt;
	wait_queue_head_t queue;
	struct i2c_adapter adap;
	int irq;
66
	u32 real_clk;
67 68 69
#ifdef CONFIG_PM
	u8 fdr, dfsrr;
#endif
70 71 72 73 74 75 76
};

struct mpc_i2c_divider {
	u16 divider;
	u16 fdr;	/* including dfsrr */
};

77
struct mpc_i2c_data {
78 79
	void (*setup)(struct device_node *node, struct mpc_i2c *i2c,
		      u32 clock, u32 prescaler);
80
	u32 prescaler;
L
Linus Torvalds 已提交
81 82
};

83
static inline void writeccr(struct mpc_i2c *i2c, u32 x)
L
Linus Torvalds 已提交
84 85 86 87
{
	writeb(x, i2c->base + MPC_I2C_CR);
}

88
static irqreturn_t mpc_i2c_isr(int irq, void *dev_id)
L
Linus Torvalds 已提交
89 90 91 92 93 94
{
	struct mpc_i2c *i2c = dev_id;
	if (readb(i2c->base + MPC_I2C_SR) & CSR_MIF) {
		/* Read again to allow register to stabilise */
		i2c->interrupt = readb(i2c->base + MPC_I2C_SR);
		writeb(0, i2c->base + MPC_I2C_SR);
95
		wake_up(&i2c->queue);
L
Linus Torvalds 已提交
96 97 98 99
	}
	return IRQ_HANDLED;
}

100 101 102
/* Sometimes 9th clock pulse isn't generated, and slave doesn't release
 * the bus, because it wants to send ACK.
 * Following sequence of enabling/disabling and sending start/stop generates
103
 * the 9 pulses, so it's all OK.
104 105 106
 */
static void mpc_i2c_fixup(struct mpc_i2c *i2c)
{
107 108 109 110 111 112 113 114 115 116 117 118 119
	int k;
	u32 delay_val = 1000000 / i2c->real_clk + 1;

	if (delay_val < 2)
		delay_val = 2;

	for (k = 9; k; k--) {
		writeccr(i2c, 0);
		writeccr(i2c, CCR_MSTA | CCR_MTX | CCR_MEN);
		udelay(delay_val);
		writeccr(i2c, CCR_MEN);
		udelay(delay_val << 1);
	}
120 121
}

L
Linus Torvalds 已提交
122 123 124 125 126 127
static int i2c_wait(struct mpc_i2c *i2c, unsigned timeout, int writing)
{
	unsigned long orig_jiffies = jiffies;
	u32 x;
	int result = 0;

W
Wolfram Sang 已提交
128
	if (!i2c->irq) {
L
Linus Torvalds 已提交
129 130 131
		while (!(readb(i2c->base + MPC_I2C_SR) & CSR_MIF)) {
			schedule();
			if (time_after(jiffies, orig_jiffies + timeout)) {
132
				dev_dbg(i2c->dev, "timeout\n");
133
				writeccr(i2c, 0);
L
Linus Torvalds 已提交
134 135 136 137 138 139 140 141
				result = -EIO;
				break;
			}
		}
		x = readb(i2c->base + MPC_I2C_SR);
		writeb(0, i2c->base + MPC_I2C_SR);
	} else {
		/* Interrupt mode */
142
		result = wait_event_timeout(i2c->queue,
143
			(i2c->interrupt & CSR_MIF), timeout);
L
Linus Torvalds 已提交
144

145
		if (unlikely(!(i2c->interrupt & CSR_MIF))) {
146
			dev_dbg(i2c->dev, "wait timeout\n");
147
			writeccr(i2c, 0);
L
Linus Torvalds 已提交
148 149 150 151 152 153 154 155 156 157 158
			result = -ETIMEDOUT;
		}

		x = i2c->interrupt;
		i2c->interrupt = 0;
	}

	if (result < 0)
		return result;

	if (!(x & CSR_MCF)) {
159
		dev_dbg(i2c->dev, "unfinished\n");
L
Linus Torvalds 已提交
160 161 162 163
		return -EIO;
	}

	if (x & CSR_MAL) {
164
		dev_dbg(i2c->dev, "MAL\n");
L
Linus Torvalds 已提交
165 166 167 168
		return -EIO;
	}

	if (writing && (x & CSR_RXAK)) {
169
		dev_dbg(i2c->dev, "No RXAK\n");
L
Linus Torvalds 已提交
170 171 172 173 174 175 176
		/* generate stop */
		writeccr(i2c, CCR_MEN);
		return -EIO;
	}
	return 0;
}

177
#if defined(CONFIG_PPC_MPC52xx) || defined(CONFIG_PPC_MPC512x)
178
static const struct mpc_i2c_divider mpc_i2c_dividers_52xx[] = {
179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198
	{20, 0x20}, {22, 0x21}, {24, 0x22}, {26, 0x23},
	{28, 0x24}, {30, 0x01}, {32, 0x25}, {34, 0x02},
	{36, 0x26}, {40, 0x27}, {44, 0x04}, {48, 0x28},
	{52, 0x63}, {56, 0x29}, {60, 0x41}, {64, 0x2a},
	{68, 0x07}, {72, 0x2b}, {80, 0x2c}, {88, 0x09},
	{96, 0x2d}, {104, 0x0a}, {112, 0x2e}, {120, 0x81},
	{128, 0x2f}, {136, 0x47}, {144, 0x0c}, {160, 0x30},
	{176, 0x49}, {192, 0x31}, {208, 0x4a}, {224, 0x32},
	{240, 0x0f}, {256, 0x33}, {272, 0x87}, {288, 0x10},
	{320, 0x34}, {352, 0x89}, {384, 0x35}, {416, 0x8a},
	{448, 0x36}, {480, 0x13}, {512, 0x37}, {576, 0x14},
	{640, 0x38}, {768, 0x39}, {896, 0x3a}, {960, 0x17},
	{1024, 0x3b}, {1152, 0x18}, {1280, 0x3c}, {1536, 0x3d},
	{1792, 0x3e}, {1920, 0x1b}, {2048, 0x3f}, {2304, 0x1c},
	{2560, 0x1d}, {3072, 0x1e}, {3584, 0x7e}, {3840, 0x1f},
	{4096, 0x7f}, {4608, 0x5c}, {5120, 0x5d}, {6144, 0x5e},
	{7168, 0xbe}, {7680, 0x5f}, {8192, 0xbf}, {9216, 0x9c},
	{10240, 0x9d}, {12288, 0x9e}, {15360, 0x9f}
};

199
static int mpc_i2c_get_fdr_52xx(struct device_node *node, u32 clock,
200
					  int prescaler, u32 *real_clk)
201
{
202
	const struct mpc_i2c_divider *div = NULL;
203 204 205 206
	unsigned int pvr = mfspr(SPRN_PVR);
	u32 divider;
	int i;

207 208 209
	if (clock == MPC_I2C_CLOCK_LEGACY) {
		/* see below - default fdr = 0x3f -> div = 2048 */
		*real_clk = mpc5xxx_get_bus_frequency(node) / 2048;
210
		return -EINVAL;
211
	}
212 213

	/* Determine divider value */
214
	divider = mpc5xxx_get_bus_frequency(node) / clock;
215 216 217 218 219

	/*
	 * We want to choose an FDR/DFSR that generates an I2C bus speed that
	 * is equal to or lower than the requested speed.
	 */
220
	for (i = 0; i < ARRAY_SIZE(mpc_i2c_dividers_52xx); i++) {
221 222 223 224 225 226 227 228
		div = &mpc_i2c_dividers_52xx[i];
		/* Old MPC5200 rev A CPUs do not support the high bits */
		if (div->fdr & 0xc0 && pvr == 0x80822011)
			continue;
		if (div->divider >= divider)
			break;
	}

229 230
	*real_clk = mpc5xxx_get_bus_frequency(node) / div->divider;
	return (int)div->fdr;
231 232
}

233
static void mpc_i2c_setup_52xx(struct device_node *node,
234 235
					 struct mpc_i2c *i2c,
					 u32 clock, u32 prescaler)
236
{
237 238
	int ret, fdr;

239 240 241 242 243 244
	if (clock == MPC_I2C_CLOCK_PRESERVE) {
		dev_dbg(i2c->dev, "using fdr %d\n",
			readb(i2c->base + MPC_I2C_FDR));
		return;
	}

245
	ret = mpc_i2c_get_fdr_52xx(node, clock, prescaler, &i2c->real_clk);
246
	fdr = (ret >= 0) ? ret : 0x3f; /* backward compatibility */
247 248

	writeb(fdr & 0xff, i2c->base + MPC_I2C_FDR);
249 250

	if (ret >= 0)
251 252
		dev_info(i2c->dev, "clock %u Hz (fdr=%d)\n", i2c->real_clk,
			 fdr);
253
}
254
#else /* !(CONFIG_PPC_MPC52xx || CONFIG_PPC_MPC512x) */
255
static void mpc_i2c_setup_52xx(struct device_node *node,
256 257
					 struct mpc_i2c *i2c,
					 u32 clock, u32 prescaler)
258 259
{
}
260 261 262
#endif /* CONFIG_PPC_MPC52xx || CONFIG_PPC_MPC512x */

#ifdef CONFIG_PPC_MPC512x
263
static void mpc_i2c_setup_512x(struct device_node *node,
264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290
					 struct mpc_i2c *i2c,
					 u32 clock, u32 prescaler)
{
	struct device_node *node_ctrl;
	void __iomem *ctrl;
	const u32 *pval;
	u32 idx;

	/* Enable I2C interrupts for mpc5121 */
	node_ctrl = of_find_compatible_node(NULL, NULL,
					    "fsl,mpc5121-i2c-ctrl");
	if (node_ctrl) {
		ctrl = of_iomap(node_ctrl, 0);
		if (ctrl) {
			/* Interrupt enable bits for i2c-0/1/2: bit 24/26/28 */
			pval = of_get_property(node, "reg", NULL);
			idx = (*pval & 0xff) / 0x20;
			setbits32(ctrl, 1 << (24 + idx * 2));
			iounmap(ctrl);
		}
		of_node_put(node_ctrl);
	}

	/* The clock setup for the 52xx works also fine for the 512x */
	mpc_i2c_setup_52xx(node, i2c, clock, prescaler);
}
#else /* CONFIG_PPC_MPC512x */
291
static void mpc_i2c_setup_512x(struct device_node *node,
292 293 294 295 296
					 struct mpc_i2c *i2c,
					 u32 clock, u32 prescaler)
{
}
#endif /* CONFIG_PPC_MPC512x */
297 298

#ifdef CONFIG_FSL_SOC
299
static const struct mpc_i2c_divider mpc_i2c_dividers_8xxx[] = {
300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318
	{160, 0x0120}, {192, 0x0121}, {224, 0x0122}, {256, 0x0123},
	{288, 0x0100}, {320, 0x0101}, {352, 0x0601}, {384, 0x0102},
	{416, 0x0602}, {448, 0x0126}, {480, 0x0103}, {512, 0x0127},
	{544, 0x0b03}, {576, 0x0104}, {608, 0x1603}, {640, 0x0105},
	{672, 0x2003}, {704, 0x0b05}, {736, 0x2b03}, {768, 0x0106},
	{800, 0x3603}, {832, 0x0b06}, {896, 0x012a}, {960, 0x0107},
	{1024, 0x012b}, {1088, 0x1607}, {1152, 0x0108}, {1216, 0x2b07},
	{1280, 0x0109}, {1408, 0x1609}, {1536, 0x010a}, {1664, 0x160a},
	{1792, 0x012e}, {1920, 0x010b}, {2048, 0x012f}, {2176, 0x2b0b},
	{2304, 0x010c}, {2560, 0x010d}, {2816, 0x2b0d}, {3072, 0x010e},
	{3328, 0x2b0e}, {3584, 0x0132}, {3840, 0x010f}, {4096, 0x0133},
	{4608, 0x0110}, {5120, 0x0111}, {6144, 0x0112}, {7168, 0x0136},
	{7680, 0x0113}, {8192, 0x0137}, {9216, 0x0114}, {10240, 0x0115},
	{12288, 0x0116}, {14336, 0x013a}, {15360, 0x0117}, {16384, 0x013b},
	{18432, 0x0118}, {20480, 0x0119}, {24576, 0x011a}, {28672, 0x013e},
	{30720, 0x011b}, {32768, 0x013f}, {36864, 0x011c}, {40960, 0x011d},
	{49152, 0x011e}, {61440, 0x011f}
};

319
static u32 mpc_i2c_get_sec_cfg_8xxx(void)
320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347
{
	struct device_node *node = NULL;
	u32 __iomem *reg;
	u32 val = 0;

	node = of_find_node_by_name(NULL, "global-utilities");
	if (node) {
		const u32 *prop = of_get_property(node, "reg", NULL);
		if (prop) {
			/*
			 * Map and check POR Device Status Register 2
			 * (PORDEVSR2) at 0xE0014
			 */
			reg = ioremap(get_immrbase() + *prop + 0x14, 0x4);
			if (!reg)
				printk(KERN_ERR
				       "Error: couldn't map PORDEVSR2\n");
			else
				val = in_be32(reg) & 0x00000080; /* sec-cfg */
			iounmap(reg);
		}
	}
	if (node)
		of_node_put(node);

	return val;
}

348
static int mpc_i2c_get_fdr_8xxx(struct device_node *node, u32 clock,
349
					  u32 prescaler, u32 *real_clk)
350 351 352 353 354
{
	const struct mpc_i2c_divider *div = NULL;
	u32 divider;
	int i;

355 356 357
	if (clock == MPC_I2C_CLOCK_LEGACY) {
		/* see below - default fdr = 0x1031 -> div = 16 * 3072 */
		*real_clk = fsl_get_sys_freq() / prescaler / (16 * 3072);
358
		return -EINVAL;
359
	}
360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381

	/* Determine proper divider value */
	if (of_device_is_compatible(node, "fsl,mpc8544-i2c"))
		prescaler = mpc_i2c_get_sec_cfg_8xxx() ? 3 : 2;
	if (!prescaler)
		prescaler = 1;

	divider = fsl_get_sys_freq() / clock / prescaler;

	pr_debug("I2C: src_clock=%d clock=%d divider=%d\n",
		 fsl_get_sys_freq(), clock, divider);

	/*
	 * We want to choose an FDR/DFSR that generates an I2C bus speed that
	 * is equal to or lower than the requested speed.
	 */
	for (i = 0; i < ARRAY_SIZE(mpc_i2c_dividers_8xxx); i++) {
		div = &mpc_i2c_dividers_8xxx[i];
		if (div->divider >= divider)
			break;
	}

382
	*real_clk = fsl_get_sys_freq() / prescaler / div->divider;
383 384 385
	return div ? (int)div->fdr : -EINVAL;
}

386
static void mpc_i2c_setup_8xxx(struct device_node *node,
387 388
					 struct mpc_i2c *i2c,
					 u32 clock, u32 prescaler)
389
{
390 391
	int ret, fdr;

392 393 394 395 396 397 398
	if (clock == MPC_I2C_CLOCK_PRESERVE) {
		dev_dbg(i2c->dev, "using dfsrr %d, fdr %d\n",
			readb(i2c->base + MPC_I2C_DFSRR),
			readb(i2c->base + MPC_I2C_FDR));
		return;
	}

399
	ret = mpc_i2c_get_fdr_8xxx(node, clock, prescaler, &i2c->real_clk);
400
	fdr = (ret >= 0) ? ret : 0x1031; /* backward compatibility */
401 402 403

	writeb(fdr & 0xff, i2c->base + MPC_I2C_FDR);
	writeb((fdr >> 8) & 0xff, i2c->base + MPC_I2C_DFSRR);
404 405 406

	if (ret >= 0)
		dev_info(i2c->dev, "clock %d Hz (dfsrr=%d fdr=%d)\n",
407
			 i2c->real_clk, fdr >> 8, fdr & 0xff);
408 409 410
}

#else /* !CONFIG_FSL_SOC */
411
static void mpc_i2c_setup_8xxx(struct device_node *node,
412 413
					 struct mpc_i2c *i2c,
					 u32 clock, u32 prescaler)
L
Linus Torvalds 已提交
414 415
{
}
416
#endif /* CONFIG_FSL_SOC */
L
Linus Torvalds 已提交
417 418 419 420 421 422 423 424 425 426 427 428 429 430 431

static void mpc_i2c_start(struct mpc_i2c *i2c)
{
	/* Clear arbitration */
	writeb(0, i2c->base + MPC_I2C_SR);
	/* Start with MEN */
	writeccr(i2c, CCR_MEN);
}

static void mpc_i2c_stop(struct mpc_i2c *i2c)
{
	writeccr(i2c, CCR_MEN);
}

static int mpc_write(struct mpc_i2c *i2c, int target,
432
		     const u8 *data, int length, int restart)
L
Linus Torvalds 已提交
433
{
434
	int i, result;
L
Linus Torvalds 已提交
435 436 437 438 439 440 441 442
	unsigned timeout = i2c->adap.timeout;
	u32 flags = restart ? CCR_RSTA : 0;

	/* Start as master */
	writeccr(i2c, CCR_MIEN | CCR_MEN | CCR_MSTA | CCR_MTX | flags);
	/* Write target byte */
	writeb((target << 1), i2c->base + MPC_I2C_DR);

443 444 445
	result = i2c_wait(i2c, timeout, 1);
	if (result < 0)
		return result;
L
Linus Torvalds 已提交
446 447 448 449 450

	for (i = 0; i < length; i++) {
		/* Write data byte */
		writeb(data[i], i2c->base + MPC_I2C_DR);

451 452 453
		result = i2c_wait(i2c, timeout, 1);
		if (result < 0)
			return result;
L
Linus Torvalds 已提交
454 455 456 457 458 459
	}

	return 0;
}

static int mpc_read(struct mpc_i2c *i2c, int target,
460
		    u8 *data, int length, int restart, bool recv_len)
L
Linus Torvalds 已提交
461 462
{
	unsigned timeout = i2c->adap.timeout;
463
	int i, result;
L
Linus Torvalds 已提交
464 465 466 467 468 469 470
	u32 flags = restart ? CCR_RSTA : 0;

	/* Switch to read - restart */
	writeccr(i2c, CCR_MIEN | CCR_MEN | CCR_MSTA | CCR_MTX | flags);
	/* Write target address byte - this time with the read flag set */
	writeb((target << 1) | 1, i2c->base + MPC_I2C_DR);

471 472 473
	result = i2c_wait(i2c, timeout, 1);
	if (result < 0)
		return result;
L
Linus Torvalds 已提交
474 475

	if (length) {
476
		if (length == 1 && !recv_len)
L
Linus Torvalds 已提交
477 478 479 480 481 482 483 484
			writeccr(i2c, CCR_MIEN | CCR_MEN | CCR_MSTA | CCR_TXAK);
		else
			writeccr(i2c, CCR_MIEN | CCR_MEN | CCR_MSTA);
		/* Dummy read */
		readb(i2c->base + MPC_I2C_DR);
	}

	for (i = 0; i < length; i++) {
485 486
		u8 byte;

487 488 489
		result = i2c_wait(i2c, timeout, 0);
		if (result < 0)
			return result;
L
Linus Torvalds 已提交
490

491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524
		/*
		 * For block reads, we have to know the total length (1st byte)
		 * before we can determine if we are done.
		 */
		if (i || !recv_len) {
			/* Generate txack on next to last byte */
			if (i == length - 2)
				writeccr(i2c, CCR_MIEN | CCR_MEN | CCR_MSTA
					 | CCR_TXAK);
			/* Do not generate stop on last byte */
			if (i == length - 1)
				writeccr(i2c, CCR_MIEN | CCR_MEN | CCR_MSTA
					 | CCR_MTX);
		}

		byte = readb(i2c->base + MPC_I2C_DR);

		/*
		 * Adjust length if first received byte is length.
		 * The length is 1 length byte plus actually data length
		 */
		if (i == 0 && recv_len) {
			if (byte == 0 || byte > I2C_SMBUS_BLOCK_MAX)
				return -EPROTO;
			length += byte;
			/*
			 * For block reads, generate txack here if data length
			 * is 1 byte (total length is 2 bytes).
			 */
			if (length == 2)
				writeccr(i2c, CCR_MIEN | CCR_MEN | CCR_MSTA
					 | CCR_TXAK);
		}
		data[i] = byte;
L
Linus Torvalds 已提交
525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542
	}

	return length;
}

static int mpc_xfer(struct i2c_adapter *adap, struct i2c_msg *msgs, int num)
{
	struct i2c_msg *pmsg;
	int i;
	int ret = 0;
	unsigned long orig_jiffies = jiffies;
	struct mpc_i2c *i2c = i2c_get_adapdata(adap);

	mpc_i2c_start(i2c);

	/* Allow bus up to 1s to become not busy */
	while (readb(i2c->base + MPC_I2C_SR) & CSR_MBB) {
		if (signal_pending(current)) {
543
			dev_dbg(i2c->dev, "Interrupted\n");
544
			writeccr(i2c, 0);
L
Linus Torvalds 已提交
545 546 547
			return -EINTR;
		}
		if (time_after(jiffies, orig_jiffies + HZ)) {
548 549
			u8 status = readb(i2c->base + MPC_I2C_SR);

550
			dev_dbg(i2c->dev, "timeout\n");
551 552 553
			if ((status & (CSR_MCF | CSR_MBB | CSR_RXAK)) != 0) {
				writeb(status & ~CSR_MAL,
				       i2c->base + MPC_I2C_SR);
554
				mpc_i2c_fixup(i2c);
555
			}
L
Linus Torvalds 已提交
556 557 558 559 560 561 562
			return -EIO;
		}
		schedule();
	}

	for (i = 0; ret >= 0 && i < num; i++) {
		pmsg = &msgs[i];
563 564 565 566
		dev_dbg(i2c->dev,
			"Doing %s %d bytes to 0x%02x - %d of %d messages\n",
			pmsg->flags & I2C_M_RD ? "read" : "write",
			pmsg->len, pmsg->addr, i + 1, num);
567 568 569 570 571 572 573 574
		if (pmsg->flags & I2C_M_RD) {
			bool recv_len = pmsg->flags & I2C_M_RECV_LEN;

			ret = mpc_read(i2c, pmsg->addr, pmsg->buf, pmsg->len, i,
				       recv_len);
			if (recv_len && ret > 0)
				pmsg->len = ret;
		} else {
L
Linus Torvalds 已提交
575 576
			ret =
			    mpc_write(i2c, pmsg->addr, pmsg->buf, pmsg->len, i);
577
		}
L
Linus Torvalds 已提交
578
	}
579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595
	mpc_i2c_stop(i2c); /* Initiate STOP */
	orig_jiffies = jiffies;
	/* Wait until STOP is seen, allow up to 1 s */
	while (readb(i2c->base + MPC_I2C_SR) & CSR_MBB) {
		if (time_after(jiffies, orig_jiffies + HZ)) {
			u8 status = readb(i2c->base + MPC_I2C_SR);

			dev_dbg(i2c->dev, "timeout\n");
			if ((status & (CSR_MCF | CSR_MBB | CSR_RXAK)) != 0) {
				writeb(status & ~CSR_MAL,
				       i2c->base + MPC_I2C_SR);
				mpc_i2c_fixup(i2c);
			}
			return -EIO;
		}
		cond_resched();
	}
L
Linus Torvalds 已提交
596 597 598 599 600
	return (ret < 0) ? ret : num;
}

static u32 mpc_functionality(struct i2c_adapter *adap)
{
601 602
	return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL
	  | I2C_FUNC_SMBUS_READ_BLOCK_DATA | I2C_FUNC_SMBUS_BLOCK_PROC_CALL;
L
Linus Torvalds 已提交
603 604
}

605
static const struct i2c_algorithm mpc_algo = {
L
Linus Torvalds 已提交
606 607 608 609 610 611 612 613
	.master_xfer = mpc_xfer,
	.functionality = mpc_functionality,
};

static struct i2c_adapter mpc_ops = {
	.owner = THIS_MODULE,
	.name = "MPC adapter",
	.algo = &mpc_algo,
614
	.timeout = HZ,
L
Linus Torvalds 已提交
615 616
};

617
static const struct of_device_id mpc_i2c_of_match[];
618
static int fsl_i2c_probe(struct platform_device *op)
619
{
620
	const struct of_device_id *match;
621
	struct mpc_i2c *i2c;
622
	const u32 *prop;
623
	u32 clock = MPC_I2C_CLOCK_LEGACY;
624 625
	int result = 0;
	int plen;
626

627 628
	match = of_match_device(mpc_i2c_of_match, &op->dev);
	if (!match)
629 630
		return -EINVAL;

631 632
	i2c = kzalloc(sizeof(*i2c), GFP_KERNEL);
	if (!i2c)
633 634
		return -ENOMEM;

635 636
	i2c->dev = &op->dev; /* for debug and error output */

637
	init_waitqueue_head(&i2c->queue);
638

639
	i2c->base = of_iomap(op->dev.of_node, 0);
640
	if (!i2c->base) {
641
		dev_err(i2c->dev, "failed to map controller\n");
642 643 644 645
		result = -ENOMEM;
		goto fail_map;
	}

646
	i2c->irq = irq_of_parse_and_map(op->dev.of_node, 0);
W
Wolfram Sang 已提交
647
	if (i2c->irq) { /* no i2c->irq implies polling */
648 649 650
		result = request_irq(i2c->irq, mpc_i2c_isr,
				     IRQF_SHARED, "i2c-mpc", i2c);
		if (result < 0) {
651
			dev_err(i2c->dev, "failed to attach interrupt\n");
652
			goto fail_request;
653
		}
654
	}
655

656
	if (of_get_property(op->dev.of_node, "fsl,preserve-clocking", NULL)) {
657 658
		clock = MPC_I2C_CLOCK_PRESERVE;
	} else {
659 660
		prop = of_get_property(op->dev.of_node, "clock-frequency",
					&plen);
661 662
		if (prop && plen == sizeof(u32))
			clock = *prop;
663
	}
664

665
	if (match->data) {
666
		const struct mpc_i2c_data *data = match->data;
667
		data->setup(op->dev.of_node, i2c, clock, data->prescaler);
668 669
	} else {
		/* Backwards compatibility */
670 671
		if (of_get_property(op->dev.of_node, "dfsrr", NULL))
			mpc_i2c_setup_8xxx(op->dev.of_node, i2c, clock, 0);
672
	}
673

674 675 676 677 678 679 680 681
	prop = of_get_property(op->dev.of_node, "fsl,timeout", &plen);
	if (prop && plen == sizeof(u32)) {
		mpc_ops.timeout = *prop * HZ / 1000000;
		if (mpc_ops.timeout < 5)
			mpc_ops.timeout = 5;
	}
	dev_info(i2c->dev, "timeout %u us\n", mpc_ops.timeout * 1000000 / HZ);

682
	platform_set_drvdata(op, i2c);
683 684 685

	i2c->adap = mpc_ops;
	i2c_set_adapdata(&i2c->adap, i2c);
686
	i2c->adap.dev.parent = &op->dev;
G
Grant Likely 已提交
687
	i2c->adap.dev.of_node = of_node_get(op->dev.of_node);
688 689 690

	result = i2c_add_adapter(&i2c->adap);
	if (result < 0) {
691
		dev_err(i2c->dev, "failed to add adapter\n");
692 693
		goto fail_add;
	}
694
	of_i2c_register_devices(&i2c->adap);
695 696 697

	return result;

698 699 700 701
 fail_add:
	free_irq(i2c->irq, i2c);
 fail_request:
	irq_dispose_mapping(i2c->irq);
702
	iounmap(i2c->base);
703
 fail_map:
704 705 706 707
	kfree(i2c);
	return result;
};

708
static int fsl_i2c_remove(struct platform_device *op)
709
{
710
	struct mpc_i2c *i2c = platform_get_drvdata(op);
711 712 713

	i2c_del_adapter(&i2c->adap);

W
Wolfram Sang 已提交
714
	if (i2c->irq)
715 716
		free_irq(i2c->irq, i2c);

717
	irq_dispose_mapping(i2c->irq);
718 719 720 721 722
	iounmap(i2c->base);
	kfree(i2c);
	return 0;
};

723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746
#ifdef CONFIG_PM
static int mpc_i2c_suspend(struct device *dev)
{
	struct mpc_i2c *i2c = dev_get_drvdata(dev);

	i2c->fdr = readb(i2c->base + MPC_I2C_FDR);
	i2c->dfsrr = readb(i2c->base + MPC_I2C_DFSRR);

	return 0;
}

static int mpc_i2c_resume(struct device *dev)
{
	struct mpc_i2c *i2c = dev_get_drvdata(dev);

	writeb(i2c->fdr, i2c->base + MPC_I2C_FDR);
	writeb(i2c->dfsrr, i2c->base + MPC_I2C_DFSRR);

	return 0;
}

SIMPLE_DEV_PM_OPS(mpc_i2c_pm_ops, mpc_i2c_suspend, mpc_i2c_resume);
#endif

747
static const struct mpc_i2c_data mpc_i2c_data_512x = {
748 749 750
	.setup = mpc_i2c_setup_512x,
};

751
static const struct mpc_i2c_data mpc_i2c_data_52xx = {
752
	.setup = mpc_i2c_setup_52xx,
753 754
};

755
static const struct mpc_i2c_data mpc_i2c_data_8313 = {
756
	.setup = mpc_i2c_setup_8xxx,
757 758
};

759
static const struct mpc_i2c_data mpc_i2c_data_8543 = {
760
	.setup = mpc_i2c_setup_8xxx,
761 762 763
	.prescaler = 2,
};

764
static const struct mpc_i2c_data mpc_i2c_data_8544 = {
765
	.setup = mpc_i2c_setup_8xxx,
766 767 768
	.prescaler = 3,
};

769
static const struct of_device_id mpc_i2c_of_match[] = {
770 771 772
	{.compatible = "mpc5200-i2c", .data = &mpc_i2c_data_52xx, },
	{.compatible = "fsl,mpc5200b-i2c", .data = &mpc_i2c_data_52xx, },
	{.compatible = "fsl,mpc5200-i2c", .data = &mpc_i2c_data_52xx, },
773
	{.compatible = "fsl,mpc5121-i2c", .data = &mpc_i2c_data_512x, },
774 775 776
	{.compatible = "fsl,mpc8313-i2c", .data = &mpc_i2c_data_8313, },
	{.compatible = "fsl,mpc8543-i2c", .data = &mpc_i2c_data_8543, },
	{.compatible = "fsl,mpc8544-i2c", .data = &mpc_i2c_data_8544, },
777 778
	/* Backward compatibility */
	{.compatible = "fsl-i2c", },
779 780 781 782
	{},
};
MODULE_DEVICE_TABLE(of, mpc_i2c_of_match);

783
/* Structure for a device driver */
784
static struct platform_driver mpc_i2c_driver = {
785
	.probe		= fsl_i2c_probe,
786
	.remove		= fsl_i2c_remove,
787 788 789 790
	.driver = {
		.owner = THIS_MODULE,
		.name = DRV_NAME,
		.of_match_table = mpc_i2c_of_match,
791 792 793
#ifdef CONFIG_PM
		.pm = &mpc_i2c_pm_ops,
#endif
794
	},
795 796
};

797
module_platform_driver(mpc_i2c_driver);
798

L
Linus Torvalds 已提交
799
MODULE_AUTHOR("Adrian Cox <adrian@humboldt.co.uk>");
800
MODULE_DESCRIPTION("I2C-Bus adapter for MPC107 bridge and "
801
		   "MPC824x/83xx/85xx/86xx/512x/52xx processors");
L
Linus Torvalds 已提交
802
MODULE_LICENSE("GPL");