target-mips: fix DSP loads with rd = 0
When rd is 0, which still need to do the actually load to possibly generate a TLB exception. Reviewed-by: NEric Johnson <ericj@mips.com> Reviewed-by: NRichard Henderson <rth@twiddle.net> Signed-off-by: NAurelien Jarno <aurelien@aurel32.net>
Showing
想要评论请 注册 或 登录