提交 d970a521 编写于 作者: A Andi Kleen 提交者: Linus Torvalds

[PATCH] x86_64: Fix some comments in tlbflush.h

Were either outdated or misleading.
Signed-off-by: NAndi Kleen <ak@suse.de>
Signed-off-by: NAndrew Morton <akpm@osdl.org>
Signed-off-by: NLinus Torvalds <torvalds@osdl.org>
上级 ef4d7cbe
...@@ -56,8 +56,9 @@ extern unsigned long pgkern_mask; ...@@ -56,8 +56,9 @@ extern unsigned long pgkern_mask;
* - flush_tlb_kernel_range(start, end) flushes a range of kernel pages * - flush_tlb_kernel_range(start, end) flushes a range of kernel pages
* - flush_tlb_pgtables(mm, start, end) flushes a range of page tables * - flush_tlb_pgtables(mm, start, end) flushes a range of page tables
* *
* ..but the x86_64 has somewhat limited tlb flushing capabilities, * x86-64 can only flush individual pages or full VMs. For a range flush
* and page-granular flushes are available only on i486 and up. * we always do the full VM. Might be worth trying if for a small
* range a few INVLPGs in a row are a win.
*/ */
#ifndef CONFIG_SMP #ifndef CONFIG_SMP
...@@ -115,7 +116,9 @@ static inline void flush_tlb_range(struct vm_area_struct * vma, unsigned long st ...@@ -115,7 +116,9 @@ static inline void flush_tlb_range(struct vm_area_struct * vma, unsigned long st
static inline void flush_tlb_pgtables(struct mm_struct *mm, static inline void flush_tlb_pgtables(struct mm_struct *mm,
unsigned long start, unsigned long end) unsigned long start, unsigned long end)
{ {
/* x86_64 does not keep any page table caches in TLB */ /* x86_64 does not keep any page table caches in a software TLB.
The CPUs do in their hardware TLBs, but they are handled
by the normal TLB flushing algorithms. */
} }
#endif /* _X8664_TLBFLUSH_H */ #endif /* _X8664_TLBFLUSH_H */
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册