exynos-adc.txt 1.5 KB
Newer Older
1 2
Samsung Exynos Analog to Digital Converter bindings

3
The devicetree bindings are for the new ADC driver written for
4 5 6 7 8 9 10 11 12 13 14 15 16 17
Exynos4 and upward SoCs from Samsung.

New driver handles the following
1. Supports ADC IF found on EXYNOS4412/EXYNOS5250
   and future SoCs from Samsung
2. Add ADC driver under iio/adc framework
3. Also adds the Documentation for device tree bindings

Required properties:
- compatible:		Must be "samsung,exynos-adc-v1"
				for exynos4412/5250 controllers.
			Must be "samsung,exynos-adc-v2" for
				future controllers.
- reg:			Contains ADC register address range (base address and
18
			length) and the address of the phy enable register.
19 20 21 22 23 24 25 26 27 28 29
- interrupts: 		Contains the interrupt information for the timer. The
			format is being dependent on which interrupt controller
			the Samsung device uses.
- #io-channel-cells = <1>; As ADC has multiple outputs

Note: child nodes can be added for auto probing from device tree.

Example: adding device info in dtsi file

adc: adc@12D10000 {
	compatible = "samsung,exynos-adc-v1";
30
	reg = <0x12D10000 0x100>, <0x10040718 0x4>;
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
	interrupts = <0 106 0>;
	#io-channel-cells = <1>;
	io-channel-ranges;
};


Example: Adding child nodes in dts file

adc@12D10000 {

	/* NTC thermistor is a hwmon device */
	ncp15wb473@0 {
		compatible = "ntc,ncp15wb473";
		pullup-uV = <1800000>;
		pullup-ohm = <47000>;
		pulldown-ohm = <0>;
		io-channels = <&adc 4>;
	};
};

Note: Does not apply to ADC driver under arch/arm/plat-samsung/
52
Note: The child node can be added under the adc node or separately.