twl4030-power.c 14.1 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
/*
 * linux/drivers/i2c/chips/twl4030-power.c
 *
 * Handle TWL4030 Power initialization
 *
 * Copyright (C) 2008 Nokia Corporation
 * Copyright (C) 2006 Texas Instruments, Inc
 *
 * Written by 	Kalle Jokiniemi
 *		Peter De Schrijver <peter.de-schrijver@nokia.com>
 * Several fixes by Amit Kucheria <amit.kucheria@verdurent.com>
 *
 * This file is subject to the terms and conditions of the GNU General
 * Public License. See the file "COPYING" in the main directory of this
 * archive for more details.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#include <linux/module.h>
#include <linux/pm.h>
29
#include <linux/i2c/twl.h>
30 31 32 33 34 35 36
#include <linux/platform_device.h>

#include <asm/mach-types.h>

static u8 twl4030_start_script_address = 0x2b;

#define PWR_P1_SW_EVENTS	0x10
37 38
#define PWR_DEVOFF		(1 << 0)
#define SEQ_OFFSYNC		(1 << 0)
39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

#define PHY_TO_OFF_PM_MASTER(p)		(p - 0x36)
#define PHY_TO_OFF_PM_RECEIVER(p)	(p - 0x5b)

/* resource - hfclk */
#define R_HFCLKOUT_DEV_GRP 	PHY_TO_OFF_PM_RECEIVER(0xe6)

/* PM events */
#define R_P1_SW_EVENTS		PHY_TO_OFF_PM_MASTER(0x46)
#define R_P2_SW_EVENTS		PHY_TO_OFF_PM_MASTER(0x47)
#define R_P3_SW_EVENTS		PHY_TO_OFF_PM_MASTER(0x48)
#define R_CFG_P1_TRANSITION	PHY_TO_OFF_PM_MASTER(0x36)
#define R_CFG_P2_TRANSITION	PHY_TO_OFF_PM_MASTER(0x37)
#define R_CFG_P3_TRANSITION	PHY_TO_OFF_PM_MASTER(0x38)

#define LVL_WAKEUP	0x08

#define ENABLE_WARMRESET (1<<4)

#define END_OF_SCRIPT		0x3f

#define R_SEQ_ADD_A2S		PHY_TO_OFF_PM_MASTER(0x55)
#define R_SEQ_ADD_S2A12		PHY_TO_OFF_PM_MASTER(0x56)
#define	R_SEQ_ADD_S2A3		PHY_TO_OFF_PM_MASTER(0x57)
#define	R_SEQ_ADD_WARM		PHY_TO_OFF_PM_MASTER(0x58)
#define R_MEMORY_ADDRESS	PHY_TO_OFF_PM_MASTER(0x59)
#define R_MEMORY_DATA		PHY_TO_OFF_PM_MASTER(0x5a)

67 68 69 70 71 72
/* resource configuration registers
   <RESOURCE>_DEV_GRP   at address 'n+0'
   <RESOURCE>_TYPE      at address 'n+1'
   <RESOURCE>_REMAP     at address 'n+2'
   <RESOURCE>_DEDICATED at address 'n+3'
*/
73
#define DEV_GRP_OFFSET		0
74
#define TYPE_OFFSET		1
75 76
#define REMAP_OFFSET		2
#define DEDICATED_OFFSET	3
77

78
/* Bit positions in the registers */
79 80

/* <RESOURCE>_DEV_GRP */
81 82
#define DEV_GRP_SHIFT		5
#define DEV_GRP_MASK		(7 << DEV_GRP_SHIFT)
83 84

/* <RESOURCE>_TYPE */
85 86 87 88 89
#define TYPE_SHIFT		0
#define TYPE_MASK		(7 << TYPE_SHIFT)
#define TYPE2_SHIFT		3
#define TYPE2_MASK		(3 << TYPE2_SHIFT)

90 91 92 93 94 95
/* <RESOURCE>_REMAP */
#define SLEEP_STATE_SHIFT	0
#define SLEEP_STATE_MASK	(0xf << SLEEP_STATE_SHIFT)
#define OFF_STATE_SHIFT		4
#define OFF_STATE_MASK		(0xf << OFF_STATE_SHIFT)

96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123
static u8 res_config_addrs[] = {
	[RES_VAUX1]	= 0x17,
	[RES_VAUX2]	= 0x1b,
	[RES_VAUX3]	= 0x1f,
	[RES_VAUX4]	= 0x23,
	[RES_VMMC1]	= 0x27,
	[RES_VMMC2]	= 0x2b,
	[RES_VPLL1]	= 0x2f,
	[RES_VPLL2]	= 0x33,
	[RES_VSIM]	= 0x37,
	[RES_VDAC]	= 0x3b,
	[RES_VINTANA1]	= 0x3f,
	[RES_VINTANA2]	= 0x43,
	[RES_VINTDIG]	= 0x47,
	[RES_VIO]	= 0x4b,
	[RES_VDD1]	= 0x55,
	[RES_VDD2]	= 0x63,
	[RES_VUSB_1V5]	= 0x71,
	[RES_VUSB_1V8]	= 0x74,
	[RES_VUSB_3V1]	= 0x77,
	[RES_VUSBCP]	= 0x7a,
	[RES_REGEN]	= 0x7f,
	[RES_NRES_PWRON] = 0x82,
	[RES_CLKEN]	= 0x85,
	[RES_SYSEN]	= 0x88,
	[RES_HFCLKOUT]	= 0x8b,
	[RES_32KCLKOUT]	= 0x8e,
	[RES_RESET]	= 0x91,
124
	[RES_MAIN_REF]	= 0x94,
125 126
};

B
Bill Pemberton 已提交
127
static int twl4030_write_script_byte(u8 address, u8 byte)
128 129 130
{
	int err;

131
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, address, R_MEMORY_ADDRESS);
132 133
	if (err)
		goto out;
134
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, byte, R_MEMORY_DATA);
135 136 137 138
out:
	return err;
}

B
Bill Pemberton 已提交
139
static int twl4030_write_script_ins(u8 address, u16 pmb_message,
140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158
					   u8 delay, u8 next)
{
	int err;

	address *= 4;
	err = twl4030_write_script_byte(address++, pmb_message >> 8);
	if (err)
		goto out;
	err = twl4030_write_script_byte(address++, pmb_message & 0xff);
	if (err)
		goto out;
	err = twl4030_write_script_byte(address++, delay);
	if (err)
		goto out;
	err = twl4030_write_script_byte(address++, next);
out:
	return err;
}

B
Bill Pemberton 已提交
159
static int twl4030_write_script(u8 address, struct twl4030_ins *script,
160 161
				       int len)
{
162
	int err = -EINVAL;
163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183

	for (; len; len--, address++, script++) {
		if (len == 1) {
			err = twl4030_write_script_ins(address,
						script->pmb_message,
						script->delay,
						END_OF_SCRIPT);
			if (err)
				break;
		} else {
			err = twl4030_write_script_ins(address,
						script->pmb_message,
						script->delay,
						address + 1);
			if (err)
				break;
		}
	}
	return err;
}

B
Bill Pemberton 已提交
184
static int twl4030_config_wakeup3_sequence(u8 address)
185 186 187 188 189
{
	int err;
	u8 data;

	/* Set SLEEP to ACTIVE SEQ address for P3 */
190
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, address, R_SEQ_ADD_S2A3);
191 192 193 194
	if (err)
		goto out;

	/* P3 LVL_WAKEUP should be on LEVEL */
195
	err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &data, R_P3_SW_EVENTS);
196 197 198
	if (err)
		goto out;
	data |= LVL_WAKEUP;
199
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, data, R_P3_SW_EVENTS);
200 201 202 203 204 205
out:
	if (err)
		pr_err("TWL4030 wakeup sequence for P3 config error\n");
	return err;
}

B
Bill Pemberton 已提交
206
static int twl4030_config_wakeup12_sequence(u8 address)
207 208 209 210 211
{
	int err = 0;
	u8 data;

	/* Set SLEEP to ACTIVE SEQ address for P1 and P2 */
212
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, address, R_SEQ_ADD_S2A12);
213 214 215 216
	if (err)
		goto out;

	/* P1/P2 LVL_WAKEUP should be on LEVEL */
217
	err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &data, R_P1_SW_EVENTS);
218 219 220 221
	if (err)
		goto out;

	data |= LVL_WAKEUP;
222
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, data, R_P1_SW_EVENTS);
223 224 225
	if (err)
		goto out;

226
	err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &data, R_P2_SW_EVENTS);
227 228 229 230
	if (err)
		goto out;

	data |= LVL_WAKEUP;
231
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, data, R_P2_SW_EVENTS);
232 233 234 235 236
	if (err)
		goto out;

	if (machine_is_omap_3430sdp() || machine_is_omap_ldp()) {
		/* Disabling AC charger effect on sleep-active transitions */
237 238
		err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &data,
				      R_CFG_P1_TRANSITION);
239 240 241
		if (err)
			goto out;
		data &= ~(1<<1);
242 243
		err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, data,
				       R_CFG_P1_TRANSITION);
244 245 246 247 248 249 250 251 252 253 254
		if (err)
			goto out;
	}

out:
	if (err)
		pr_err("TWL4030 wakeup sequence for P1 and P2" \
			"config error\n");
	return err;
}

B
Bill Pemberton 已提交
255
static int twl4030_config_sleep_sequence(u8 address)
256 257 258 259
{
	int err;

	/* Set ACTIVE to SLEEP SEQ address in T2 memory*/
260
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, address, R_SEQ_ADD_A2S);
261 262 263 264 265 266 267

	if (err)
		pr_err("TWL4030 sleep sequence config error\n");

	return err;
}

B
Bill Pemberton 已提交
268
static int twl4030_config_warmreset_sequence(u8 address)
269 270 271 272 273
{
	int err;
	u8 rd_data;

	/* Set WARM RESET SEQ address for P1 */
274
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, address, R_SEQ_ADD_WARM);
275 276 277 278
	if (err)
		goto out;

	/* P1/P2/P3 enable WARMRESET */
279
	err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &rd_data, R_P1_SW_EVENTS);
280 281 282 283
	if (err)
		goto out;

	rd_data |= ENABLE_WARMRESET;
284
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, rd_data, R_P1_SW_EVENTS);
285 286 287
	if (err)
		goto out;

288
	err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &rd_data, R_P2_SW_EVENTS);
289 290 291 292
	if (err)
		goto out;

	rd_data |= ENABLE_WARMRESET;
293
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, rd_data, R_P2_SW_EVENTS);
294 295 296
	if (err)
		goto out;

297
	err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &rd_data, R_P3_SW_EVENTS);
298 299 300 301
	if (err)
		goto out;

	rd_data |= ENABLE_WARMRESET;
302
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, rd_data, R_P3_SW_EVENTS);
303 304 305 306 307 308
out:
	if (err)
		pr_err("TWL4030 warmreset seq config error\n");
	return err;
}

B
Bill Pemberton 已提交
309
static int twl4030_configure_resource(struct twl4030_resconfig *rconfig)
310 311 312 313 314
{
	int rconfig_addr;
	int err;
	u8 type;
	u8 grp;
315
	u8 remap;
316 317 318 319 320 321 322 323 324 325

	if (rconfig->resource > TOTAL_RESOURCES) {
		pr_err("TWL4030 Resource %d does not exist\n",
			rconfig->resource);
		return -EINVAL;
	}

	rconfig_addr = res_config_addrs[rconfig->resource];

	/* Set resource group */
326
	err = twl_i2c_read_u8(TWL_MODULE_PM_RECEIVER, &grp,
B
Balaji T K 已提交
327
			      rconfig_addr + DEV_GRP_OFFSET);
328 329 330 331 332 333
	if (err) {
		pr_err("TWL4030 Resource %d group could not be read\n",
			rconfig->resource);
		return err;
	}

334
	if (rconfig->devgroup != TWL4030_RESCONFIG_UNDEF) {
335 336
		grp &= ~DEV_GRP_MASK;
		grp |= rconfig->devgroup << DEV_GRP_SHIFT;
337
		err = twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER,
B
Balaji T K 已提交
338
				       grp, rconfig_addr + DEV_GRP_OFFSET);
339 340 341 342 343 344 345
		if (err < 0) {
			pr_err("TWL4030 failed to program devgroup\n");
			return err;
		}
	}

	/* Set resource types */
346
	err = twl_i2c_read_u8(TWL_MODULE_PM_RECEIVER, &type,
347 348 349 350 351 352 353
				rconfig_addr + TYPE_OFFSET);
	if (err < 0) {
		pr_err("TWL4030 Resource %d type could not be read\n",
			rconfig->resource);
		return err;
	}

354
	if (rconfig->type != TWL4030_RESCONFIG_UNDEF) {
355 356 357 358
		type &= ~TYPE_MASK;
		type |= rconfig->type << TYPE_SHIFT;
	}

359
	if (rconfig->type2 != TWL4030_RESCONFIG_UNDEF) {
360 361 362 363
		type &= ~TYPE2_MASK;
		type |= rconfig->type2 << TYPE2_SHIFT;
	}

364
	err = twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER,
365 366 367 368 369 370
				type, rconfig_addr + TYPE_OFFSET);
	if (err < 0) {
		pr_err("TWL4030 failed to program resource type\n");
		return err;
	}

371
	/* Set remap states */
372
	err = twl_i2c_read_u8(TWL_MODULE_PM_RECEIVER, &remap,
B
Balaji T K 已提交
373
			      rconfig_addr + REMAP_OFFSET);
374 375 376 377 378 379
	if (err < 0) {
		pr_err("TWL4030 Resource %d remap could not be read\n",
			rconfig->resource);
		return err;
	}

380
	if (rconfig->remap_off != TWL4030_RESCONFIG_UNDEF) {
381 382 383 384
		remap &= ~OFF_STATE_MASK;
		remap |= rconfig->remap_off << OFF_STATE_SHIFT;
	}

385
	if (rconfig->remap_sleep != TWL4030_RESCONFIG_UNDEF) {
386
		remap &= ~SLEEP_STATE_MASK;
387
		remap |= rconfig->remap_sleep << SLEEP_STATE_SHIFT;
388 389
	}

390
	err = twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER,
B
Balaji T K 已提交
391 392
			       remap,
			       rconfig_addr + REMAP_OFFSET);
393 394 395 396 397
	if (err < 0) {
		pr_err("TWL4030 failed to program remap\n");
		return err;
	}

398 399 400
	return 0;
}

B
Bill Pemberton 已提交
401
static int load_twl4030_script(struct twl4030_script *tscript,
402 403 404
	       u8 address)
{
	int err;
405
	static int order;
406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425

	/* Make sure the script isn't going beyond last valid address (0x3f) */
	if ((address + tscript->size) > END_OF_SCRIPT) {
		pr_err("TWL4030 scripts too big error\n");
		return -EINVAL;
	}

	err = twl4030_write_script(address, tscript->script, tscript->size);
	if (err)
		goto out;

	if (tscript->flags & TWL4030_WRST_SCRIPT) {
		err = twl4030_config_warmreset_sequence(address);
		if (err)
			goto out;
	}
	if (tscript->flags & TWL4030_WAKEUP12_SCRIPT) {
		err = twl4030_config_wakeup12_sequence(address);
		if (err)
			goto out;
426
		order = 1;
427 428 429 430 431 432
	}
	if (tscript->flags & TWL4030_WAKEUP3_SCRIPT) {
		err = twl4030_config_wakeup3_sequence(address);
		if (err)
			goto out;
	}
433
	if (tscript->flags & TWL4030_SLEEP_SCRIPT) {
434
		if (!order)
435 436 437
			pr_warning("TWL4030: Bad order of scripts (sleep "\
					"script before wakeup) Leads to boot"\
					"failure on some boards\n");
438
		err = twl4030_config_sleep_sequence(address);
439
	}
440 441 442 443
out:
	return err;
}

444 445 446 447
int twl4030_remove_script(u8 flags)
{
	int err = 0;

448 449
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, TWL4030_PM_MASTER_KEY_CFG1,
			       TWL4030_PM_MASTER_PROTECT_KEY);
450 451 452 453 454
	if (err) {
		pr_err("twl4030: unable to unlock PROTECT_KEY\n");
		return err;
	}

455 456
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, TWL4030_PM_MASTER_KEY_CFG2,
			       TWL4030_PM_MASTER_PROTECT_KEY);
457 458 459 460 461 462
	if (err) {
		pr_err("twl4030: unable to unlock PROTECT_KEY\n");
		return err;
	}

	if (flags & TWL4030_WRST_SCRIPT) {
463 464
		err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, END_OF_SCRIPT,
				       R_SEQ_ADD_WARM);
465 466 467 468
		if (err)
			return err;
	}
	if (flags & TWL4030_WAKEUP12_SCRIPT) {
469 470
		err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, END_OF_SCRIPT,
				       R_SEQ_ADD_S2A12);
471
		if (err)
472 473 474
			return err;
	}
	if (flags & TWL4030_WAKEUP3_SCRIPT) {
475 476
		err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, END_OF_SCRIPT,
				       R_SEQ_ADD_S2A3);
477 478 479 480
		if (err)
			return err;
	}
	if (flags & TWL4030_SLEEP_SCRIPT) {
481 482
		err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, END_OF_SCRIPT,
				       R_SEQ_ADD_A2S);
483 484 485 486
		if (err)
			return err;
	}

487 488
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, 0,
			       TWL4030_PM_MASTER_PROTECT_KEY);
489 490 491 492 493 494
	if (err)
		pr_err("TWL4030 Unable to relock registers\n");

	return err;
}

495 496 497 498 499 500 501 502 503
/*
 * In master mode, start the power off sequence.
 * After a successful execution, TWL shuts down the power to the SoC
 * and all peripherals connected to it.
 */
void twl4030_power_off(void)
{
	int err;

504
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, PWR_DEVOFF,
505 506 507 508 509
			       TWL4030_PM_MASTER_P1_SW_EVENTS);
	if (err)
		pr_err("TWL4030 Unable to power off\n");
}

B
Bill Pemberton 已提交
510
void twl4030_power_init(struct twl4030_power_data *twl4030_scripts)
511 512 513 514
{
	int err = 0;
	int i;
	struct twl4030_resconfig *resconfig;
515
	u8 val, address = twl4030_start_script_address;
516

517 518
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, TWL4030_PM_MASTER_KEY_CFG1,
			       TWL4030_PM_MASTER_PROTECT_KEY);
519 520 521
	if (err)
		goto unlock;

522 523
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, TWL4030_PM_MASTER_KEY_CFG2,
			       TWL4030_PM_MASTER_PROTECT_KEY);
524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544
	if (err)
		goto unlock;

	for (i = 0; i < twl4030_scripts->num; i++) {
		err = load_twl4030_script(twl4030_scripts->scripts[i], address);
		if (err)
			goto load;
		address += twl4030_scripts->scripts[i]->size;
	}

	resconfig = twl4030_scripts->resource_config;
	if (resconfig) {
		while (resconfig->resource) {
			err = twl4030_configure_resource(resconfig);
			if (err)
				goto resource;
			resconfig++;

		}
	}

545 546 547
	/* Board has to be wired properly to use this feature */
	if (twl4030_scripts->use_poweroff && !pm_power_off) {
		/* Default for SEQ_OFFSYNC is set, lets ensure this */
548
		err = twl_i2c_read_u8(TWL_MODULE_PM_MASTER, &val,
549 550 551 552 553 554
				      TWL4030_PM_MASTER_CFG_P123_TRANSITION);
		if (err) {
			pr_warning("TWL4030 Unable to read registers\n");

		} else if (!(val & SEQ_OFFSYNC)) {
			val |= SEQ_OFFSYNC;
555
			err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, val,
556 557 558 559 560 561 562 563 564 565 566
					TWL4030_PM_MASTER_CFG_P123_TRANSITION);
			if (err) {
				pr_err("TWL4030 Unable to setup SEQ_OFFSYNC\n");
				goto relock;
			}
		}

		pm_power_off = twl4030_power_off;
	}

relock:
567 568
	err = twl_i2c_write_u8(TWL_MODULE_PM_MASTER, 0,
			       TWL4030_PM_MASTER_PROTECT_KEY);
569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585
	if (err)
		pr_err("TWL4030 Unable to relock registers\n");
	return;

unlock:
	if (err)
		pr_err("TWL4030 Unable to unlock registers\n");
	return;
load:
	if (err)
		pr_err("TWL4030 failed to load scripts\n");
	return;
resource:
	if (err)
		pr_err("TWL4030 failed to configure resource\n");
	return;
}