i915_drv.h 39.4 KB
Newer Older
L
Linus Torvalds 已提交
1 2
/* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
 */
D
Dave Airlie 已提交
3
/*
4
 *
L
Linus Torvalds 已提交
5 6
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
D
Dave Airlie 已提交
28
 */
L
Linus Torvalds 已提交
29 30 31 32

#ifndef _I915_DRV_H_
#define _I915_DRV_H_

33
#include "i915_reg.h"
J
Jesse Barnes 已提交
34
#include "intel_bios.h"
35
#include "intel_ringbuffer.h"
36
#include <linux/io-mapping.h>
37
#include <linux/i2c.h>
38
#include <drm/intel-gtt.h>
39

L
Linus Torvalds 已提交
40 41 42 43 44 45 46
/* General customization:
 */

#define DRIVER_AUTHOR		"Tungsten Graphics, Inc."

#define DRIVER_NAME		"i915"
#define DRIVER_DESC		"Intel Graphics"
47
#define DRIVER_DATE		"20080730"
L
Linus Torvalds 已提交
48

49 50 51 52 53
enum pipe {
	PIPE_A = 0,
	PIPE_B,
};

54 55 56 57 58
enum plane {
	PLANE_A = 0,
	PLANE_B,
};

59 60
#define I915_NUM_PIPE	2

61 62
#define I915_GEM_GPU_DOMAINS	(~(I915_GEM_DOMAIN_CPU | I915_GEM_DOMAIN_GTT))

L
Linus Torvalds 已提交
63 64 65
/* Interface history:
 *
 * 1.1: Original.
D
Dave Airlie 已提交
66 67
 * 1.2: Add Power Management
 * 1.3: Add vblank support
68
 * 1.4: Fix cmdbuffer path, add heap destroy
69
 * 1.5: Add vblank pipe configuration
=
=?utf-8?q?Michel_D=C3=A4nzer?= 已提交
70 71
 * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
 *      - Support vertical blank on secondary display pipe
L
Linus Torvalds 已提交
72 73
 */
#define DRIVER_MAJOR		1
=
=?utf-8?q?Michel_D=C3=A4nzer?= 已提交
74
#define DRIVER_MINOR		6
L
Linus Torvalds 已提交
75 76
#define DRIVER_PATCHLEVEL	0

77 78 79
#define WATCH_COHERENCY	0
#define WATCH_EXEC	0
#define WATCH_RELOC	0
80
#define WATCH_LISTS	0
81 82
#define WATCH_PWRITE	0

83 84 85 86 87 88 89 90 91 92 93 94
#define I915_GEM_PHYS_CURSOR_0 1
#define I915_GEM_PHYS_CURSOR_1 2
#define I915_GEM_PHYS_OVERLAY_REGS 3
#define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS)

struct drm_i915_gem_phys_object {
	int id;
	struct page **page_list;
	drm_dma_handle_t *handle;
	struct drm_gem_object *cur_obj;
};

L
Linus Torvalds 已提交
95 96 97 98 99
struct mem_block {
	struct mem_block *next;
	struct mem_block *prev;
	int start;
	int size;
100
	struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */
L
Linus Torvalds 已提交
101 102
};

103 104 105 106 107
struct opregion_header;
struct opregion_acpi;
struct opregion_swsci;
struct opregion_asle;

108 109 110 111 112
struct intel_opregion {
	struct opregion_header *header;
	struct opregion_acpi *acpi;
	struct opregion_swsci *swsci;
	struct opregion_asle *asle;
113
	void *vbt;
114
};
115
#define OPREGION_SIZE            (8*1024)
116

117 118 119
struct intel_overlay;
struct intel_overlay_error_state;

120 121 122 123
struct drm_i915_master_private {
	drm_local_map_t *sarea;
	struct _drm_i915_sarea *sarea_priv;
};
124 125 126 127
#define I915_FENCE_REG_NONE -1

struct drm_i915_fence_reg {
	struct drm_gem_object *obj;
128
	struct list_head lru_list;
C
Chris Wilson 已提交
129
	bool gpu;
130
};
131

132
struct sdvo_device_mapping {
C
Chris Wilson 已提交
133
	u8 initialized;
134 135 136
	u8 dvo_port;
	u8 slave_addr;
	u8 dvo_wiring;
C
Chris Wilson 已提交
137 138
	u8 i2c_pin;
	u8 i2c_speed;
139
	u8 ddc_pin;
140 141
};

142 143 144 145 146 147 148 149 150 151 152 153 154
struct drm_i915_error_state {
	u32 eir;
	u32 pgtbl_er;
	u32 pipeastat;
	u32 pipebstat;
	u32 ipeir;
	u32 ipehr;
	u32 instdone;
	u32 acthd;
	u32 instpm;
	u32 instps;
	u32 instdone1;
	u32 seqno;
155
	u64 bbaddr;
156
	struct timeval time;
157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175
	struct drm_i915_error_object {
		int page_count;
		u32 gtt_offset;
		u32 *pages[0];
	} *ringbuffer, *batchbuffer[2];
	struct drm_i915_error_buffer {
		size_t size;
		u32 name;
		u32 seqno;
		u32 gtt_offset;
		u32 read_domains;
		u32 write_domain;
		u32 fence_reg;
		s32 pinned:2;
		u32 tiling:2;
		u32 dirty:1;
		u32 purgeable:1;
	} *active_bo;
	u32 active_bo_count;
176
	struct intel_overlay_error_state *overlay;
177 178
};

179 180
struct drm_i915_display_funcs {
	void (*dpms)(struct drm_crtc *crtc, int mode);
181
	bool (*fbc_enabled)(struct drm_device *dev);
182 183 184 185 186
	void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval);
	void (*disable_fbc)(struct drm_device *dev);
	int (*get_display_clock_speed)(struct drm_device *dev);
	int (*get_fifo_size)(struct drm_device *dev, int plane);
	void (*update_wm)(struct drm_device *dev, int planea_clock,
187 188
			  int planeb_clock, int sr_hdisplay, int sr_htotal,
			  int pixel_size);
189 190 191 192 193 194 195 196
	/* clock updates for mode set */
	/* cursor updates */
	/* render clock increase/decrease */
	/* display clock increase/decrease */
	/* pll clock increase/decrease */
	/* clock gating init */
};

197
struct intel_device_info {
198
	u8 gen;
199
	u8 is_mobile : 1;
200
	u8 is_i85x : 1;
201 202 203 204 205 206
	u8 is_i915g : 1;
	u8 is_i945gm : 1;
	u8 is_g33 : 1;
	u8 need_gfx_hws : 1;
	u8 is_g4x : 1;
	u8 is_pineview : 1;
207 208
	u8 is_broadwater : 1;
	u8 is_crestline : 1;
209 210 211 212 213
	u8 is_ironlake : 1;
	u8 has_fbc : 1;
	u8 has_rc6 : 1;
	u8 has_pipe_cxsr : 1;
	u8 has_hotplug : 1;
214
	u8 cursor_needs_physical : 1;
215 216
	u8 has_overlay : 1;
	u8 overlay_needs_physical : 1;
217
	u8 supports_tv : 1;
218
	u8 has_bsd_ring : 1;
219 220
};

221
enum no_fbc_reason {
C
Chris Wilson 已提交
222
	FBC_NO_OUTPUT, /* no outputs enabled to compress */
223 224 225 226 227
	FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */
	FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */
	FBC_MODE_TOO_LARGE, /* mode too large for compression */
	FBC_BAD_PLANE, /* fbc not supported on plane */
	FBC_NOT_TILED, /* buffer not tiled */
228
	FBC_MULTIPLE_PIPES, /* more than one pipe active */
229 230
};

231 232 233 234 235
enum intel_pch {
	PCH_IBX,	/* Ibexpeak PCH */
	PCH_CPT,	/* Cougarpoint PCH */
};

236 237
#define QUIRK_PIPEA_FORCE (1<<0)

238
struct intel_fbdev;
239

L
Linus Torvalds 已提交
240
typedef struct drm_i915_private {
241 242
	struct drm_device *dev;

243 244
	const struct intel_device_info *info;

245 246
	int has_gem;

247
	void __iomem *regs;
L
Linus Torvalds 已提交
248

249 250
	struct intel_gmbus {
		struct i2c_adapter adapter;
C
Chris Wilson 已提交
251 252
		struct i2c_adapter *force_bit;
		u32 reg0;
253 254
	} *gmbus;

255
	struct pci_dev *bridge_dev;
256
	struct intel_ring_buffer render_ring;
257
	struct intel_ring_buffer bsd_ring;
258
	uint32_t next_seqno;
L
Linus Torvalds 已提交
259

260
	drm_dma_handle_t *status_page_dmah;
261
	void *seqno_page;
L
Linus Torvalds 已提交
262
	dma_addr_t dma_status_page;
263
	uint32_t counter;
264
	unsigned int seqno_gfx_addr;
265
	drm_local_map_t hws_map;
266
	struct drm_gem_object *seqno_obj;
267
	struct drm_gem_object *pwrctx;
268
	struct drm_gem_object *renderctx;
L
Linus Torvalds 已提交
269

J
Jesse Barnes 已提交
270 271
	struct resource mch_res;

272
	unsigned int cpp;
L
Linus Torvalds 已提交
273 274 275 276
	int back_offset;
	int front_offset;
	int current_page;
	int page_flipping;
J
Jesse Barnes 已提交
277 278 279
#define I915_DEBUG_READ (1<<0)
#define I915_DEBUG_WRITE (1<<1)
	unsigned long debug_flags;
L
Linus Torvalds 已提交
280 281 282

	wait_queue_head_t irq_queue;
	atomic_t irq_received;
283 284
	/** Protects user_irq_refcount and irq_mask_reg */
	spinlock_t user_irq_lock;
285
	u32 trace_irq_seqno;
286 287
	/** Cached value of IMR to avoid reads in updating the bitfield */
	u32 irq_mask_reg;
288
	u32 pipestat[2];
289
	/** splitted irq regs for graphics and display engine on Ironlake,
290 291 292 293
	    irq_mask_reg is still used for display irq. */
	u32 gt_irq_mask_reg;
	u32 gt_irq_enable_reg;
	u32 de_irq_enable_reg;
294 295
	u32 pch_irq_mask_reg;
	u32 pch_irq_enable_reg;
L
Linus Torvalds 已提交
296

297 298 299
	u32 hotplug_supported_mask;
	struct work_struct hotplug_work;

L
Linus Torvalds 已提交
300 301 302
	int tex_lru_log_granularity;
	int allow_batchbuffer;
	struct mem_block *agp_heap;
D
Dave Airlie 已提交
303
	unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds;
304
	int vblank_pipe;
305
	int num_pipe;
306

B
Ben Gamari 已提交
307
	/* For hangcheck timer */
308
#define DRM_I915_HANGCHECK_PERIOD 250 /* in ms */
B
Ben Gamari 已提交
309 310 311
	struct timer_list hangcheck_timer;
	int hangcheck_count;
	uint32_t last_acthd;
312 313
	uint32_t last_instdone;
	uint32_t last_instdone1;
B
Ben Gamari 已提交
314

315 316
	unsigned long cfb_size;
	unsigned long cfb_pitch;
C
Chris Wilson 已提交
317
	unsigned long cfb_offset;
318 319
	int cfb_fence;
	int cfb_plane;
C
Chris Wilson 已提交
320
	int cfb_y;
321

J
Jesse Barnes 已提交
322 323
	int irq_enabled;

324 325
	struct intel_opregion opregion;

326 327 328
	/* overlay */
	struct intel_overlay *overlay;

J
Jesse Barnes 已提交
329
	/* LVDS info */
330
	int backlight_level;  /* restore backlight to this value */
J
Jesse Barnes 已提交
331
	struct drm_display_mode *panel_fixed_mode;
332 333
	struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
	struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */
J
Jesse Barnes 已提交
334 335

	/* Feature bits from the VBIOS */
336 337 338 339
	unsigned int int_tv_support:1;
	unsigned int lvds_dither:1;
	unsigned int lvds_vbt:1;
	unsigned int int_crt_support:1;
340 341
	unsigned int lvds_use_ssc:1;
	int lvds_ssc_freq;
342
	struct {
343 344 345 346 347 348 349 350 351
		int rate;
		int lanes;
		int preemphasis;
		int vswing;

		bool initialized;
		bool support;
		int bpp;
		struct edp_power_seq pps;
352
	} edp;
J
Jesse Barnes 已提交
353

354 355
	struct notifier_block lid_notifier;

356
	int crt_ddc_pin;
357 358 359 360
	struct drm_i915_fence_reg fence_regs[16]; /* assume 965 */
	int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */
	int num_fence_regs; /* 8 on pre-965, 16 otherwise */

361
	unsigned int fsb_freq, mem_freq, is_ddr3;
362

363 364
	spinlock_t error_lock;
	struct drm_i915_error_state *first_error;
365
	struct work_struct error_work;
366
	struct completion error_completion;
367
	struct workqueue_struct *wq;
368

369 370 371
	/* Display functions */
	struct drm_i915_display_funcs display;

372 373 374
	/* PCH chipset type */
	enum intel_pch pch_type;

375 376
	unsigned long quirks;

J
Jesse Barnes 已提交
377
	/* Register state */
378
	bool modeset_on_lid;
J
Jesse Barnes 已提交
379 380 381
	u8 saveLBB;
	u32 saveDSPACNTR;
	u32 saveDSPBCNTR;
382
	u32 saveDSPARB;
383
	u32 saveHWS;
J
Jesse Barnes 已提交
384 385 386 387 388 389 390 391 392 393 394 395 396 397 398
	u32 savePIPEACONF;
	u32 savePIPEBCONF;
	u32 savePIPEASRC;
	u32 savePIPEBSRC;
	u32 saveFPA0;
	u32 saveFPA1;
	u32 saveDPLL_A;
	u32 saveDPLL_A_MD;
	u32 saveHTOTAL_A;
	u32 saveHBLANK_A;
	u32 saveHSYNC_A;
	u32 saveVTOTAL_A;
	u32 saveVBLANK_A;
	u32 saveVSYNC_A;
	u32 saveBCLRPAT_A;
399
	u32 saveTRANSACONF;
400 401 402 403 404 405
	u32 saveTRANS_HTOTAL_A;
	u32 saveTRANS_HBLANK_A;
	u32 saveTRANS_HSYNC_A;
	u32 saveTRANS_VTOTAL_A;
	u32 saveTRANS_VBLANK_A;
	u32 saveTRANS_VSYNC_A;
406
	u32 savePIPEASTAT;
J
Jesse Barnes 已提交
407 408 409
	u32 saveDSPASTRIDE;
	u32 saveDSPASIZE;
	u32 saveDSPAPOS;
410
	u32 saveDSPAADDR;
J
Jesse Barnes 已提交
411 412 413
	u32 saveDSPASURF;
	u32 saveDSPATILEOFF;
	u32 savePFIT_PGM_RATIOS;
414
	u32 saveBLC_HIST_CTL;
J
Jesse Barnes 已提交
415 416
	u32 saveBLC_PWM_CTL;
	u32 saveBLC_PWM_CTL2;
417 418
	u32 saveBLC_CPU_PWM_CTL;
	u32 saveBLC_CPU_PWM_CTL2;
J
Jesse Barnes 已提交
419 420 421 422 423 424 425 426 427 428 429
	u32 saveFPB0;
	u32 saveFPB1;
	u32 saveDPLL_B;
	u32 saveDPLL_B_MD;
	u32 saveHTOTAL_B;
	u32 saveHBLANK_B;
	u32 saveHSYNC_B;
	u32 saveVTOTAL_B;
	u32 saveVBLANK_B;
	u32 saveVSYNC_B;
	u32 saveBCLRPAT_B;
430
	u32 saveTRANSBCONF;
431 432 433 434 435 436
	u32 saveTRANS_HTOTAL_B;
	u32 saveTRANS_HBLANK_B;
	u32 saveTRANS_HSYNC_B;
	u32 saveTRANS_VTOTAL_B;
	u32 saveTRANS_VBLANK_B;
	u32 saveTRANS_VSYNC_B;
437
	u32 savePIPEBSTAT;
J
Jesse Barnes 已提交
438 439 440
	u32 saveDSPBSTRIDE;
	u32 saveDSPBSIZE;
	u32 saveDSPBPOS;
441
	u32 saveDSPBADDR;
J
Jesse Barnes 已提交
442 443
	u32 saveDSPBSURF;
	u32 saveDSPBTILEOFF;
444 445 446
	u32 saveVGA0;
	u32 saveVGA1;
	u32 saveVGA_PD;
J
Jesse Barnes 已提交
447 448 449
	u32 saveVGACNTRL;
	u32 saveADPA;
	u32 saveLVDS;
450 451
	u32 savePP_ON_DELAYS;
	u32 savePP_OFF_DELAYS;
J
Jesse Barnes 已提交
452 453 454 455 456 457
	u32 saveDVOA;
	u32 saveDVOB;
	u32 saveDVOC;
	u32 savePP_ON;
	u32 savePP_OFF;
	u32 savePP_CONTROL;
458
	u32 savePP_DIVISOR;
J
Jesse Barnes 已提交
459 460 461
	u32 savePFIT_CONTROL;
	u32 save_palette_a[256];
	u32 save_palette_b[256];
462
	u32 saveDPFC_CB_BASE;
J
Jesse Barnes 已提交
463 464 465 466
	u32 saveFBC_CFB_BASE;
	u32 saveFBC_LL_BASE;
	u32 saveFBC_CONTROL;
	u32 saveFBC_CONTROL2;
467 468 469
	u32 saveIER;
	u32 saveIIR;
	u32 saveIMR;
470 471 472 473 474 475
	u32 saveDEIER;
	u32 saveDEIMR;
	u32 saveGTIER;
	u32 saveGTIMR;
	u32 saveFDI_RXA_IMR;
	u32 saveFDI_RXB_IMR;
476 477
	u32 saveCACHE_MODE_0;
	u32 saveMI_ARB_STATE;
J
Jesse Barnes 已提交
478 479 480 481 482
	u32 saveSWF0[16];
	u32 saveSWF1[16];
	u32 saveSWF2[3];
	u8 saveMSR;
	u8 saveSR[8];
483
	u8 saveGR[25];
J
Jesse Barnes 已提交
484
	u8 saveAR_INDEX;
485
	u8 saveAR[21];
J
Jesse Barnes 已提交
486
	u8 saveDACMASK;
487
	u8 saveCR[37];
488
	uint64_t saveFENCE[16];
489 490 491 492 493 494 495
	u32 saveCURACNTR;
	u32 saveCURAPOS;
	u32 saveCURABASE;
	u32 saveCURBCNTR;
	u32 saveCURBPOS;
	u32 saveCURBBASE;
	u32 saveCURSIZE;
496 497 498 499 500 501 502 503 504 505 506
	u32 saveDP_B;
	u32 saveDP_C;
	u32 saveDP_D;
	u32 savePIPEA_GMCH_DATA_M;
	u32 savePIPEB_GMCH_DATA_M;
	u32 savePIPEA_GMCH_DATA_N;
	u32 savePIPEB_GMCH_DATA_N;
	u32 savePIPEA_DP_LINK_M;
	u32 savePIPEB_DP_LINK_M;
	u32 savePIPEA_DP_LINK_N;
	u32 savePIPEB_DP_LINK_N;
507 508 509 510 511 512 513 514 515 516
	u32 saveFDI_RXA_CTL;
	u32 saveFDI_TXA_CTL;
	u32 saveFDI_RXB_CTL;
	u32 saveFDI_TXB_CTL;
	u32 savePFA_CTL_1;
	u32 savePFB_CTL_1;
	u32 savePFA_WIN_SZ;
	u32 savePFB_WIN_SZ;
	u32 savePFA_WIN_POS;
	u32 savePFB_WIN_POS;
517 518 519 520 521 522 523 524 525 526
	u32 savePCH_DREF_CONTROL;
	u32 saveDISP_ARB_CTL;
	u32 savePIPEA_DATA_M1;
	u32 savePIPEA_DATA_N1;
	u32 savePIPEA_LINK_M1;
	u32 savePIPEA_LINK_N1;
	u32 savePIPEB_DATA_M1;
	u32 savePIPEB_DATA_N1;
	u32 savePIPEB_LINK_M1;
	u32 savePIPEB_LINK_N1;
527
	u32 saveMCHBAR_RENDER_STANDBY;
528 529

	struct {
530 531 532 533 534
		/** Bridge to intel-gtt-ko */
		struct intel_gtt *gtt;
		/** Memory allocator for GTT stolen memory */
		struct drm_mm vram;
		/** Memory allocator for GTT */
535 536
		struct drm_mm gtt_space;

537
		struct io_mapping *gtt_mapping;
538
		int gtt_mtrr;
539

540 541 542 543 544 545 546 547 548
		/**
		 * Membership on list of all loaded devices, used to evict
		 * inactive buffers under memory pressure.
		 *
		 * Modifications should only be done whilst holding the
		 * shrink_list_lock spinlock.
		 */
		struct list_head shrink_list;

549 550 551 552 553
		/**
		 * List of objects which are not in the ringbuffer but which
		 * still have a write_domain which needs to be flushed before
		 * unbinding.
		 *
554 555
		 * last_rendering_seqno is 0 while an object is in this list.
		 *
556 557 558 559
		 * A reference is held on the buffer while on this list.
		 */
		struct list_head flushing_list;

560 561 562 563 564 565 566 567 568
		/**
		 * List of objects currently pending a GPU write flush.
		 *
		 * All elements on this list will belong to either the
		 * active_list or flushing_list, last_rendering_seqno can
		 * be used to differentiate between the two elements.
		 */
		struct list_head gpu_write_list;

569 570 571 572
		/**
		 * LRU list of objects which are not in the ringbuffer and
		 * are ready to unbind, but are still in the GTT.
		 *
573 574
		 * last_rendering_seqno is 0 while an object is in this list.
		 *
575 576 577 578 579 580
		 * A reference is not held on the buffer while on this list,
		 * as merely being GTT-bound shouldn't prevent its being
		 * freed, and we'll pull it off the list in the free path.
		 */
		struct list_head inactive_list;

C
Chris Wilson 已提交
581 582 583 584 585 586
		/**
		 * LRU list of objects which are not in the ringbuffer but
		 * are still pinned in the GTT.
		 */
		struct list_head pinned_list;

587 588 589
		/** LRU list of objects with fence regs on them. */
		struct list_head fence_list;

590 591 592 593 594 595 596 597
		/**
		 * List of objects currently pending being freed.
		 *
		 * These objects are no longer in use, but due to a signal
		 * we were prevented from freeing them at the appointed time.
		 */
		struct list_head deferred_free_list;

598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633
		/**
		 * We leave the user IRQ off as much as possible,
		 * but this means that requests will finish and never
		 * be retired once the system goes idle. Set a timer to
		 * fire periodically while the ring is running. When it
		 * fires, go retire requests.
		 */
		struct delayed_work retire_work;

		/**
		 * Waiting sequence number, if any
		 */
		uint32_t waiting_gem_seqno;

		/**
		 * Last seq seen at irq time
		 */
		uint32_t irq_gem_seqno;

		/**
		 * Flag if the X Server, and thus DRM, is not currently in
		 * control of the device.
		 *
		 * This is set between LeaveVT and EnterVT.  It needs to be
		 * replaced with a semaphore.  It also needs to be
		 * transitioned away from for kernel modesetting.
		 */
		int suspended;

		/**
		 * Flag if the hardware appears to be wedged.
		 *
		 * This is set when attempts to idle the device timeout.
		 * It prevents command submission from occuring and makes
		 * every pending request fail
		 */
634
		atomic_t wedged;
635 636 637 638 639

		/** Bit 6 swizzling required for X tiling */
		uint32_t bit_6_swizzle_x;
		/** Bit 6 swizzling required for Y tiling */
		uint32_t bit_6_swizzle_y;
640 641 642

		/* storage for physical objects */
		struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT];
643 644

		uint32_t flush_rings;
645 646 647 648 649 650 651 652 653

		/* accounting, useful for userland debugging */
		size_t object_memory;
		size_t pin_memory;
		size_t gtt_memory;
		size_t gtt_total;
		u32 object_count;
		u32 pin_count;
		u32 gtt_count;
654
	} mm;
655
	struct sdvo_device_mapping sdvo_mappings[2];
656 657
	/* indicate whether the LVDS_BORDER should be enabled or not */
	unsigned int lvds_border_bits;
658 659
	/* Panel fitter placement and size for Ironlake+ */
	u32 pch_pf_pos, pch_pf_size;
660

661 662 663
	struct drm_crtc *plane_to_crtc_mapping[2];
	struct drm_crtc *pipe_to_crtc_mapping[2];
	wait_queue_head_t pending_flip_queue;
664
	bool flip_pending_is_done;
665

666 667 668
	/* Reclocking support */
	bool render_reclock_avail;
	bool lvds_downclock_avail;
669 670
	/* indicates the reduced downclock for LVDS*/
	int lvds_downclock;
671 672 673 674
	struct work_struct idle_work;
	struct timer_list idle_timer;
	bool busy;
	u16 orig_clock;
Z
Zhao Yakui 已提交
675 676
	int child_dev_num;
	struct child_device_config *child_dev;
677
	struct drm_connector *int_lvds_connector;
678

679
	bool mchbar_need_disable;
680 681 682 683

	u8 cur_delay;
	u8 min_delay;
	u8 max_delay;
684 685 686 687 688 689 690 691 692 693 694 695
	u8 fmax;
	u8 fstart;

 	u64 last_count1;
 	unsigned long last_time1;
 	u64 last_count2;
 	struct timespec last_time2;
 	unsigned long gfx_power;
 	int c_m;
 	int r_t;
 	u8 corr;
	spinlock_t *mchdev_lock;
696 697

	enum no_fbc_reason no_fbc_reason;
698

699 700
	struct drm_mm_node *compressed_fb;
	struct drm_mm_node *compressed_llb;
701

702 703
	unsigned long last_gpu_reset;

704 705
	/* list of fbdev register on this device */
	struct intel_fbdev *fbdev;
L
Linus Torvalds 已提交
706 707
} drm_i915_private_t;

708 709
/** driver private structure attached to each drm_gem_object */
struct drm_i915_gem_object {
710
	struct drm_gem_object base;
711 712 713 714 715 716

	/** Current space allocated to this object in the GTT, if any. */
	struct drm_mm_node *gtt_space;

	/** This object's place on the active/flushing/inactive lists */
	struct list_head list;
717 718
	/** This object's place on GPU write list */
	struct list_head gpu_write_list;
719 720
	/** This object's place on eviction list */
	struct list_head evict_list;
721 722 723 724 725 726

	/**
	 * This is set if the object is on the active or flushing lists
	 * (has pending rendering), and is not set if it's on inactive (ready
	 * to be unbound).
	 */
727
	unsigned int active : 1;
728 729 730 731 732

	/**
	 * This is set if the object has been written to since last bound
	 * to the GTT
	 */
733 734 735 736 737 738 739 740 741
	unsigned int dirty : 1;

	/**
	 * Fence register bits (if any) for this object.  Will be set
	 * as needed when mapped into the GTT.
	 * Protected by dev->struct_mutex.
	 *
	 * Size: 4 bits for 16 fences + sign (for FENCE_REG_NONE)
	 */
742
	signed int fence_reg : 5;
743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777

	/**
	 * Used for checking the object doesn't appear more than once
	 * in an execbuffer object list.
	 */
	unsigned int in_execbuffer : 1;

	/**
	 * Advice: are the backing pages purgeable?
	 */
	unsigned int madv : 2;

	/**
	 * Refcount for the pages array. With the current locking scheme, there
	 * are at most two concurrent users: Binding a bo to the gtt and
	 * pwrite/pread using physical addresses. So two bits for a maximum
	 * of two users are enough.
	 */
	unsigned int pages_refcount : 2;
#define DRM_I915_GEM_OBJECT_MAX_PAGES_REFCOUNT 0x3

	/**
	 * Current tiling mode for the object.
	 */
	unsigned int tiling_mode : 2;

	/** How many users have pinned this object in GTT space. The following
	 * users can each hold at most one reference: pwrite/pread, pin_ioctl
	 * (via user_pin_count), execbuffer (objects are not allowed multiple
	 * times for the same batchbuffer), and the framebuffer code. When
	 * switching/pageflipping, the framebuffer code has at most two buffers
	 * pinned per crtc.
	 *
	 * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3
	 * bits with absolutely no headroom. So use 4 bits. */
778
	unsigned int pin_count : 4;
779
#define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf
780 781 782 783

	/** AGP memory structure for our GTT binding. */
	DRM_AGP_MEM *agp_mem;

784
	struct page **pages;
785 786 787 788 789 790 791

	/**
	 * Current offset of the object in GTT space.
	 *
	 * This is the same as gtt_space->start
	 */
	uint32_t gtt_offset;
792

793 794 795
	/* Which ring is refering to is this object */
	struct intel_ring_buffer *ring;

796 797 798 799 800
	/**
	 * Fake offset for use by mmap(2)
	 */
	uint64_t mmap_offset;

801 802 803
	/** Breadcrumb of last rendering to the buffer. */
	uint32_t last_rendering_seqno;

804
	/** Current tiling stride for the object, if it's tiled. */
805
	uint32_t stride;
806

807
	/** Record of address bit 17 of each page at last unbind. */
808
	unsigned long *bit_17;
809

810 811 812
	/** AGP mapping type (AGP_USER_MEMORY or AGP_USER_CACHED_MEMORY */
	uint32_t agp_type;

813
	/**
814 815
	 * If present, while GEM_DOMAIN_CPU is in the read domain this array
	 * flags which individual pages are valid.
816 817
	 */
	uint8_t *page_cpu_valid;
J
Jesse Barnes 已提交
818 819 820 821

	/** User space pin count and filp owning the pin */
	uint32_t user_pin_count;
	struct drm_file *pin_filp;
822 823 824

	/** for phy allocated objects */
	struct drm_i915_gem_phys_object *phys_obj;
825

826 827 828 829 830 831
	/**
	 * Number of crtcs where this object is currently the fb, but
	 * will be page flipped away on the next vblank.  When it
	 * reaches 0, dev_priv->pending_flip_queue will be woken up.
	 */
	atomic_t pending_flip;
832 833
};

834
#define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base)
835

836 837 838 839 840 841 842 843 844 845 846
/**
 * Request queue structure.
 *
 * The request queue allows us to note sequence numbers that have been emitted
 * and may be associated with active buffers to be retired.
 *
 * By keeping this list, we can avoid having to do questionable
 * sequence-number comparisons on buffer last_rendering_seqnos, and associate
 * an emission time with seqnos for tracking how far ahead of the GPU we are.
 */
struct drm_i915_gem_request {
847 848 849
	/** On Which ring this request was generated */
	struct intel_ring_buffer *ring;

850 851 852 853 854 855
	/** GEM sequence number associated with this request. */
	uint32_t seqno;

	/** Time at which this request was emitted, in jiffies. */
	unsigned long emitted_jiffies;

856
	/** global list entry for this request */
857
	struct list_head list;
858

859
	struct drm_i915_file_private *file_priv;
860 861
	/** file_priv list entry for this request */
	struct list_head client_list;
862 863 864 865
};

struct drm_i915_file_private {
	struct {
866
		struct spinlock lock;
867
		struct list_head request_list;
868 869 870
	} mm;
};

J
Jesse Barnes 已提交
871 872 873 874 875 876 877
enum intel_chip_family {
	CHIP_I8XX = 0x01,
	CHIP_I9XX = 0x02,
	CHIP_I915 = 0x04,
	CHIP_I965 = 0x08,
};

878
extern struct drm_ioctl_desc i915_ioctls[];
879
extern int i915_max_ioctl;
J
Jesse Barnes 已提交
880
extern unsigned int i915_fbpercrtc;
881
extern unsigned int i915_powersave;
882
extern unsigned int i915_lvds_downclock;
883

884 885
extern int i915_suspend(struct drm_device *dev, pm_message_t state);
extern int i915_resume(struct drm_device *dev);
886 887
extern void i915_save_display(struct drm_device *dev);
extern void i915_restore_display(struct drm_device *dev);
888 889 890
extern int i915_master_create(struct drm_device *dev, struct drm_master *master);
extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master);

L
Linus Torvalds 已提交
891
				/* i915_dma.c */
892
extern void i915_kernel_lost_context(struct drm_device * dev);
893
extern int i915_driver_load(struct drm_device *, unsigned long flags);
J
Jesse Barnes 已提交
894
extern int i915_driver_unload(struct drm_device *);
895
extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv);
896
extern void i915_driver_lastclose(struct drm_device * dev);
897 898
extern void i915_driver_preclose(struct drm_device *dev,
				 struct drm_file *file_priv);
899 900
extern void i915_driver_postclose(struct drm_device *dev,
				  struct drm_file *file_priv);
901
extern int i915_driver_device_is_agp(struct drm_device * dev);
D
Dave Airlie 已提交
902 903
extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
			      unsigned long arg);
904
extern int i915_emit_box(struct drm_device *dev,
905
			 struct drm_clip_rect *boxes,
906
			 int i, int DR1, int DR4);
907
extern int i915_reset(struct drm_device *dev, u8 flags);
908 909 910 911 912
extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv);
extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv);
extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv);
extern void i915_update_gfx_val(struct drm_i915_private *dev_priv);

913

L
Linus Torvalds 已提交
914
/* i915_irq.c */
B
Ben Gamari 已提交
915
void i915_hangcheck_elapsed(unsigned long data);
916 917 918 919
extern int i915_irq_emit(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
extern int i915_irq_wait(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
920
void i915_trace_irq_get(struct drm_device *dev, u32 seqno);
J
Jesse Barnes 已提交
921
extern void i915_enable_interrupt (struct drm_device *dev);
L
Linus Torvalds 已提交
922 923

extern irqreturn_t i915_driver_irq_handler(DRM_IRQ_ARGS);
924
extern void i915_driver_irq_preinstall(struct drm_device * dev);
925
extern int i915_driver_irq_postinstall(struct drm_device *dev);
926
extern void i915_driver_irq_uninstall(struct drm_device * dev);
927 928 929 930
extern int i915_vblank_pipe_set(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
extern int i915_vblank_pipe_get(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
931 932 933
extern int i915_enable_vblank(struct drm_device *dev, int crtc);
extern void i915_disable_vblank(struct drm_device *dev, int crtc);
extern u32 i915_get_vblank_counter(struct drm_device *dev, int crtc);
934
extern u32 gm45_get_vblank_counter(struct drm_device *dev, int crtc);
935 936
extern int i915_vblank_swap(struct drm_device *dev, void *data,
			    struct drm_file *file_priv);
937
extern void i915_enable_irq(drm_i915_private_t *dev_priv, u32 mask);
938
extern void i915_disable_irq(drm_i915_private_t *dev_priv, u32 mask);
939 940 941 942
extern void ironlake_enable_graphics_irq(drm_i915_private_t *dev_priv,
		u32 mask);
extern void ironlake_disable_graphics_irq(drm_i915_private_t *dev_priv,
		u32 mask);
L
Linus Torvalds 已提交
943

944 945 946 947 948 949
void
i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);

void
i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);

950 951
void intel_enable_asle (struct drm_device *dev);

952 953 954 955 956 957
#ifdef CONFIG_DEBUG_FS
extern void i915_destroy_error_state(struct drm_device *dev);
#else
#define i915_destroy_error_state(x)
#endif

958

L
Linus Torvalds 已提交
959
/* i915_mem.c */
960 961 962 963 964 965 966 967
extern int i915_mem_alloc(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
extern int i915_mem_free(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
extern int i915_mem_init_heap(struct drm_device *dev, void *data,
			      struct drm_file *file_priv);
extern int i915_mem_destroy_heap(struct drm_device *dev, void *data,
				 struct drm_file *file_priv);
L
Linus Torvalds 已提交
968
extern void i915_mem_takedown(struct mem_block **heap);
969
extern void i915_mem_release(struct drm_device * dev,
970
			     struct drm_file *file_priv, struct mem_block *heap);
971
/* i915_gem.c */
972
int i915_gem_check_is_wedged(struct drm_device *dev);
973 974 975 976 977 978 979 980 981 982
int i915_gem_init_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_create_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
983 984
int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
985 986 987 988 989 990
int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
			      struct drm_file *file_priv);
int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
			     struct drm_file *file_priv);
int i915_gem_execbuffer(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
J
Jesse Barnes 已提交
991 992
int i915_gem_execbuffer2(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
993 994 995 996 997 998 999 1000
int i915_gem_pin_ioctl(struct drm_device *dev, void *data,
		       struct drm_file *file_priv);
int i915_gem_unpin_ioctl(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
			    struct drm_file *file_priv);
1001 1002
int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
1003 1004 1005 1006 1007 1008 1009 1010
int i915_gem_entervt_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
int i915_gem_set_tiling(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_get_tiling(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
1011 1012
int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
1013 1014
void i915_gem_load(struct drm_device *dev);
int i915_gem_init_object(struct drm_gem_object *obj);
1015 1016
struct drm_gem_object * i915_gem_alloc_object(struct drm_device *dev,
					      size_t size);
1017 1018 1019
void i915_gem_free_object(struct drm_gem_object *obj);
int i915_gem_object_pin(struct drm_gem_object *obj, uint32_t alignment);
void i915_gem_object_unpin(struct drm_gem_object *obj);
1020
int i915_gem_object_unbind(struct drm_gem_object *obj);
1021
void i915_gem_release_mmap(struct drm_gem_object *obj);
1022
void i915_gem_lastclose(struct drm_device *dev);
1023 1024 1025 1026 1027 1028 1029 1030 1031 1032

/**
 * Returns true if seq1 is later than seq2.
 */
static inline bool
i915_seqno_passed(uint32_t seq1, uint32_t seq2)
{
	return (int32_t)(seq1 - seq2) >= 0;
}

1033 1034 1035 1036
int i915_gem_object_get_fence_reg(struct drm_gem_object *obj,
				  bool interruptible);
int i915_gem_object_put_fence_reg(struct drm_gem_object *obj,
				  bool interruptible);
1037
void i915_gem_retire_requests(struct drm_device *dev);
1038
void i915_gem_reset(struct drm_device *dev);
1039
void i915_gem_clflush_object(struct drm_gem_object *obj);
J
Jesse Barnes 已提交
1040 1041 1042 1043 1044 1045 1046
int i915_gem_object_set_domain(struct drm_gem_object *obj,
			       uint32_t read_domains,
			       uint32_t write_domain);
int i915_gem_init_ringbuffer(struct drm_device *dev);
void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
int i915_gem_do_init(struct drm_device *dev, unsigned long start,
		     unsigned long end);
1047
int i915_gpu_idle(struct drm_device *dev);
1048
int i915_gem_idle(struct drm_device *dev);
1049
uint32_t i915_add_request(struct drm_device *dev,
C
Chris Wilson 已提交
1050 1051 1052
			  struct drm_file *file_priv,
			  struct drm_i915_gem_request *request,
			  struct intel_ring_buffer *ring);
1053
int i915_do_wait_request(struct drm_device *dev,
1054 1055 1056
			 uint32_t seqno,
			 bool interruptible,
			 struct intel_ring_buffer *ring);
1057
int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
J
Jesse Barnes 已提交
1058 1059
int i915_gem_object_set_to_gtt_domain(struct drm_gem_object *obj,
				      int write);
1060 1061
int i915_gem_object_set_to_display_plane(struct drm_gem_object *obj,
					 bool pipelined);
1062
int i915_gem_attach_phys_object(struct drm_device *dev,
1063 1064 1065
				struct drm_gem_object *obj,
				int id,
				int align);
1066 1067 1068
void i915_gem_detach_phys_object(struct drm_device *dev,
				 struct drm_gem_object *obj);
void i915_gem_free_all_phys_object(struct drm_device *dev);
1069
void i915_gem_release(struct drm_device * dev, struct drm_file *file_priv);
1070

1071 1072 1073
void i915_gem_shrinker_init(void);
void i915_gem_shrinker_exit(void);

1074 1075 1076 1077 1078
/* i915_gem_evict.c */
int i915_gem_evict_something(struct drm_device *dev, int min_size, unsigned alignment);
int i915_gem_evict_everything(struct drm_device *dev);
int i915_gem_evict_inactive(struct drm_device *dev);

1079 1080
/* i915_gem_tiling.c */
void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);
1081 1082
void i915_gem_object_do_bit_17_swizzle(struct drm_gem_object *obj);
void i915_gem_object_save_bit_17_swizzle(struct drm_gem_object *obj);
J
Jesse Barnes 已提交
1083 1084
bool i915_tiling_ok(struct drm_device *dev, int stride, int size,
		    int tiling_mode);
1085 1086
bool i915_gem_object_fence_offset_ok(struct drm_gem_object *obj,
				     int tiling_mode);
1087 1088 1089 1090

/* i915_gem_debug.c */
void i915_gem_dump_object(struct drm_gem_object *obj, int len,
			  const char *where, uint32_t mark);
1091 1092
#if WATCH_LISTS
int i915_verify_lists(struct drm_device *dev);
1093
#else
1094
#define i915_verify_lists(dev) 0
1095 1096 1097 1098
#endif
void i915_gem_object_check_coherency(struct drm_gem_object *obj, int handle);
void i915_gem_dump_object(struct drm_gem_object *obj, int len,
			  const char *where, uint32_t mark);
L
Linus Torvalds 已提交
1099

1100
/* i915_debugfs.c */
1101 1102
int i915_debugfs_init(struct drm_minor *minor);
void i915_debugfs_cleanup(struct drm_minor *minor);
1103

1104 1105 1106
/* i915_suspend.c */
extern int i915_save_state(struct drm_device *dev);
extern int i915_restore_state(struct drm_device *dev);
1107 1108 1109 1110

/* i915_suspend.c */
extern int i915_save_state(struct drm_device *dev);
extern int i915_restore_state(struct drm_device *dev);
1111

1112 1113 1114
/* intel_i2c.c */
extern int intel_setup_gmbus(struct drm_device *dev);
extern void intel_teardown_gmbus(struct drm_device *dev);
C
Chris Wilson 已提交
1115 1116
extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed);
extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit);
1117 1118 1119 1120
extern inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter)
{
	return container_of(adapter, struct intel_gmbus, adapter)->force_bit;
}
1121 1122
extern void intel_i2c_reset(struct drm_device *dev);

1123
/* intel_opregion.c */
1124 1125 1126 1127
extern int intel_opregion_setup(struct drm_device *dev);
#ifdef CONFIG_ACPI
extern void intel_opregion_init(struct drm_device *dev);
extern void intel_opregion_fini(struct drm_device *dev);
1128 1129 1130
extern void intel_opregion_asle_intr(struct drm_device *dev);
extern void intel_opregion_gse_intr(struct drm_device *dev);
extern void intel_opregion_enable_asle(struct drm_device *dev);
1131
#else
1132 1133
static inline void intel_opregion_init(struct drm_device *dev) { return; }
static inline void intel_opregion_fini(struct drm_device *dev) { return; }
1134 1135 1136
static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; }
static inline void intel_opregion_gse_intr(struct drm_device *dev) { return; }
static inline void intel_opregion_enable_asle(struct drm_device *dev) { return; }
1137
#endif
1138

J
Jesse Barnes 已提交
1139 1140 1141 1142 1143 1144 1145 1146 1147
/* intel_acpi.c */
#ifdef CONFIG_ACPI
extern void intel_register_dsm_handler(void);
extern void intel_unregister_dsm_handler(void);
#else
static inline void intel_register_dsm_handler(void) { return; }
static inline void intel_unregister_dsm_handler(void) { return; }
#endif /* CONFIG_ACPI */

J
Jesse Barnes 已提交
1148 1149 1150
/* modesetting */
extern void intel_modeset_init(struct drm_device *dev);
extern void intel_modeset_cleanup(struct drm_device *dev);
1151
extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state);
1152
extern void i8xx_disable_fbc(struct drm_device *dev);
1153
extern void g4x_disable_fbc(struct drm_device *dev);
1154
extern void ironlake_disable_fbc(struct drm_device *dev);
1155 1156 1157
extern void intel_disable_fbc(struct drm_device *dev);
extern void intel_enable_fbc(struct drm_crtc *crtc, unsigned long interval);
extern bool intel_fbc_enabled(struct drm_device *dev);
1158
extern bool ironlake_set_drps(struct drm_device *dev, u8 val);
1159
extern void intel_detect_pch (struct drm_device *dev);
1160
extern int intel_trans_dp_port_sel (struct drm_crtc *crtc);
1161

1162
/* overlay */
1163
#ifdef CONFIG_DEBUG_FS
1164 1165
extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev);
extern void intel_overlay_print_error_state(struct seq_file *m, struct intel_overlay_error_state *error);
1166
#endif
1167

1168 1169 1170 1171 1172 1173 1174
/**
 * Lock test for when it's just for synchronization of ring access.
 *
 * In that case, we don't need to do it when GEM is initialized as nobody else
 * has access to the ring.
 */
#define RING_LOCK_TEST_WITH_RETURN(dev, file_priv) do {			\
1175 1176
	if (((drm_i915_private_t *)dev->dev_private)->render_ring.gem_object \
			== NULL)					\
1177 1178 1179
		LOCK_TEST_WITH_RETURN(dev, file_priv);			\
} while (0)

J
Jesse Barnes 已提交
1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199
static inline u32 i915_read(struct drm_i915_private *dev_priv, u32 reg)
{
	u32 val;

	val = readl(dev_priv->regs + reg);
	if (dev_priv->debug_flags & I915_DEBUG_READ)
		printk(KERN_ERR "read 0x%08x from 0x%08x\n", val, reg);
	return val;
}

static inline void i915_write(struct drm_i915_private *dev_priv, u32 reg,
			      u32 val)
{
	writel(val, dev_priv->regs + reg);
	if (dev_priv->debug_flags & I915_DEBUG_WRITE)
		printk(KERN_ERR "wrote 0x%08x to 0x%08x\n", val, reg);
}

#define I915_READ(reg)          i915_read(dev_priv, (reg))
#define I915_WRITE(reg, val)    i915_write(dev_priv, (reg), (val))
1200 1201 1202 1203
#define I915_READ16(reg)	readw(dev_priv->regs + (reg))
#define I915_WRITE16(reg, val)	writel(val, dev_priv->regs + (reg))
#define I915_READ8(reg)		readb(dev_priv->regs + (reg))
#define I915_WRITE8(reg, val)	writeb(val, dev_priv->regs + (reg))
1204
#define I915_WRITE64(reg, val)	writeq(val, dev_priv->regs + (reg))
1205
#define I915_READ64(reg)	readq(dev_priv->regs + (reg))
1206
#define POSTING_READ(reg)	(void)I915_READ(reg)
1207
#define POSTING_READ16(reg)	(void)I915_READ16(reg)
L
Linus Torvalds 已提交
1208

J
Jesse Barnes 已提交
1209 1210 1211 1212 1213
#define I915_DEBUG_ENABLE_IO() (dev_priv->debug_flags |= I915_DEBUG_READ | \
				I915_DEBUG_WRITE)
#define I915_DEBUG_DISABLE_IO() (dev_priv->debug_flags &= ~(I915_DEBUG_READ | \
							    I915_DEBUG_WRITE))

L
Linus Torvalds 已提交
1214 1215
#define I915_VERBOSE 0

1216
#define BEGIN_LP_RING(n)  do { \
1217
	drm_i915_private_t *dev_priv__ = dev->dev_private;                \
1218 1219
	if (I915_VERBOSE)						\
		DRM_DEBUG("   BEGIN_LP_RING %x\n", (int)(n));		\
1220
	intel_ring_begin(dev, &dev_priv__->render_ring, (n));		\
L
Linus Torvalds 已提交
1221 1222
} while (0)

1223 1224

#define OUT_RING(x) do {						\
1225
	drm_i915_private_t *dev_priv__ = dev->dev_private;		\
1226 1227
	if (I915_VERBOSE)						\
		DRM_DEBUG("   OUT_RING %x\n", (int)(x));		\
1228
	intel_ring_emit(dev, &dev_priv__->render_ring, x);		\
L
Linus Torvalds 已提交
1229 1230 1231
} while (0)

#define ADVANCE_LP_RING() do {						\
1232
	drm_i915_private_t *dev_priv__ = dev->dev_private;                \
1233
	if (I915_VERBOSE)						\
1234
		DRM_DEBUG("ADVANCE_LP_RING %x\n",			\
1235 1236
				dev_priv__->render_ring.tail);		\
	intel_ring_advance(dev, &dev_priv__->render_ring);		\
L
Linus Torvalds 已提交
1237 1238
} while(0)

J
Jesse Barnes 已提交
1239
/**
1240 1241 1242
 * Reads a dword out of the status page, which is written to from the command
 * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or
 * MI_STORE_DATA_IMM.
J
Jesse Barnes 已提交
1243
 *
1244
 * The following dwords have a reserved meaning:
1245 1246 1247 1248 1249 1250
 * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes.
 * 0x04: ring 0 head pointer
 * 0x05: ring 1 head pointer (915-class)
 * 0x06: ring 2 head pointer (915-class)
 * 0x10-0x1b: Context status DWords (GM45)
 * 0x1f: Last written status offset. (GM45)
J
Jesse Barnes 已提交
1251
 *
1252
 * The area from dword 0x20 to 0x3ff is available for driver usage.
J
Jesse Barnes 已提交
1253
 */
1254 1255
#define READ_HWSP(dev_priv, reg)  (((volatile u32 *)\
			(dev_priv->render_ring.status_page.page_addr))[reg])
1256
#define READ_BREADCRUMB(dev_priv) READ_HWSP(dev_priv, I915_BREADCRUMB_INDEX)
1257
#define I915_GEM_HWS_INDEX		0x20
1258
#define I915_BREADCRUMB_INDEX		0x21
J
Jesse Barnes 已提交
1259

1260 1261 1262 1263
#define INTEL_INFO(dev)	(((struct drm_i915_private *) (dev)->dev_private)->info)

#define IS_I830(dev)		((dev)->pci_device == 0x3577)
#define IS_845G(dev)		((dev)->pci_device == 0x2562)
1264
#define IS_I85X(dev)		(INTEL_INFO(dev)->is_i85x)
1265 1266 1267 1268 1269
#define IS_I865G(dev)		((dev)->pci_device == 0x2572)
#define IS_I915G(dev)		(INTEL_INFO(dev)->is_i915g)
#define IS_I915GM(dev)		((dev)->pci_device == 0x2592)
#define IS_I945G(dev)		((dev)->pci_device == 0x2772)
#define IS_I945GM(dev)		(INTEL_INFO(dev)->is_i945gm)
1270 1271
#define IS_BROADWATER(dev)	(INTEL_INFO(dev)->is_broadwater)
#define IS_CRESTLINE(dev)	(INTEL_INFO(dev)->is_crestline)
1272 1273 1274 1275 1276 1277
#define IS_GM45(dev)		((dev)->pci_device == 0x2A42)
#define IS_G4X(dev)		(INTEL_INFO(dev)->is_g4x)
#define IS_PINEVIEW_G(dev)	((dev)->pci_device == 0xa001)
#define IS_PINEVIEW_M(dev)	((dev)->pci_device == 0xa011)
#define IS_PINEVIEW(dev)	(INTEL_INFO(dev)->is_pineview)
#define IS_G33(dev)		(INTEL_INFO(dev)->is_g33)
1278 1279
#define IS_IRONLAKE_D(dev)	((dev)->pci_device == 0x0042)
#define IS_IRONLAKE_M(dev)	((dev)->pci_device == 0x0046)
1280 1281
#define IS_IRONLAKE(dev)	(INTEL_INFO(dev)->is_ironlake)
#define IS_MOBILE(dev)		(INTEL_INFO(dev)->is_mobile)
J
Jesse Barnes 已提交
1282

1283 1284 1285 1286 1287
#define IS_GEN2(dev)	(INTEL_INFO(dev)->gen == 2)
#define IS_GEN3(dev)	(INTEL_INFO(dev)->gen == 3)
#define IS_GEN4(dev)	(INTEL_INFO(dev)->gen == 4)
#define IS_GEN5(dev)	(INTEL_INFO(dev)->gen == 5)
#define IS_GEN6(dev)	(INTEL_INFO(dev)->gen == 6)
1288

1289
#define HAS_BSD(dev)            (INTEL_INFO(dev)->has_bsd_ring)
1290
#define I915_NEED_GFX_HWS(dev)	(INTEL_INFO(dev)->need_gfx_hws)
J
Jesse Barnes 已提交
1291

1292 1293 1294
#define HAS_OVERLAY(dev) 		(INTEL_INFO(dev)->has_overlay)
#define OVERLAY_NEEDS_PHYSICAL(dev)	(INTEL_INFO(dev)->overlay_needs_physical)

1295 1296 1297
/* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
 * rows, which changed the alignment requirements and fence programming.
 */
1298
#define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \
1299
						      IS_I915GM(dev)))
1300
#define SUPPORTS_DIGITAL_OUTPUTS(dev)	(!IS_GEN2(dev) && !IS_PINEVIEW(dev))
1301 1302 1303
#define SUPPORTS_INTEGRATED_HDMI(dev)	(IS_G4X(dev) || IS_IRONLAKE(dev))
#define SUPPORTS_INTEGRATED_DP(dev)	(IS_G4X(dev) || IS_IRONLAKE(dev))
#define SUPPORTS_EDP(dev)		(IS_IRONLAKE_M(dev))
1304
#define SUPPORTS_TV(dev)		(INTEL_INFO(dev)->supports_tv)
1305
#define I915_HAS_HOTPLUG(dev)		 (INTEL_INFO(dev)->has_hotplug)
1306
/* dsparb controlled by hw only */
1307
#define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev))
1308

1309
#define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2)
1310 1311 1312
#define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr)
#define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc)
#define I915_HAS_RC6(dev) (INTEL_INFO(dev)->has_rc6)
1313

1314 1315
#define HAS_PCH_SPLIT(dev) (IS_IRONLAKE(dev) ||	\
			    IS_GEN6(dev))
1316
#define HAS_PIPE_CONTROL(dev) (IS_IRONLAKE(dev) || IS_GEN6(dev))
1317

1318 1319 1320
#define INTEL_PCH_TYPE(dev) (((struct drm_i915_private *)(dev)->dev_private)->pch_type)
#define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT)

J
Jesse Barnes 已提交
1321
#define PRIMARY_RINGBUFFER_SIZE         (128*1024)
D
Dave Airlie 已提交
1322

L
Linus Torvalds 已提交
1323
#endif