mpc8377_rdb.dts 6.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * MPC8377E RDB Device Tree Source
 *
 * Copyright 2007, 2008 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

/dts-v1/;

/ {
15
	compatible = "fsl,mpc8377rdb";
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
	#address-cells = <1>;
	#size-cells = <1>;

	aliases {
		ethernet0 = &enet0;
		ethernet1 = &enet1;
		serial0 = &serial0;
		serial1 = &serial1;
		pci0 = &pci0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		PowerPC,8377@0 {
			device_type = "cpu";
33
			reg = <0x0>;
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
			d-cache-line-size = <32>;
			i-cache-line-size = <32>;
			d-cache-size = <32768>;
			i-cache-size = <32768>;
			timebase-frequency = <0>;
			bus-frequency = <0>;
			clock-frequency = <0>;
		};
	};

	memory {
		device_type = "memory";
		reg = <0x00000000 0x10000000>;	// 256MB at 0
	};

	localbus@e0005000 {
		#address-cells = <2>;
		#size-cells = <1>;
		compatible = "fsl,mpc8377-elbc", "fsl,elbc", "simple-bus";
		reg = <0xe0005000 0x1000>;
54
		interrupts = <77 0x8>;
55 56 57 58 59
		interrupt-parent = <&ipic>;

		// CS0 and CS1 are swapped when
		// booting from nand, but the
		// addresses are the same.
60 61 62 63
		ranges = <0x0 0x0 0xfe000000 0x00800000
		          0x1 0x0 0xe0600000 0x00008000
		          0x2 0x0 0xf0000000 0x00020000
		          0x3 0x0 0xfa000000 0x00008000>;
64 65 66 67 68

		flash@0,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "cfi-flash";
69
			reg = <0x0 0x0 0x800000>;
70 71 72 73 74 75 76 77 78
			bank-width = <2>;
			device-width = <1>;
		};

		nand@1,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,mpc8377-fcm-nand",
			             "fsl,elbc-fcm-nand";
79
			reg = <0x1 0x0 0x8000>;
80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

			u-boot@0 {
				reg = <0x0 0x100000>;
				read-only;
			};

			kernel@100000 {
				reg = <0x100000 0x300000>;
			};
			fs@400000 {
				reg = <0x400000 0x1c00000>;
			};
		};
	};

	immr@e0000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
		compatible = "simple-bus";
100
		ranges = <0x0 0xe0000000 0x00100000>;
101 102 103 104 105 106 107 108 109 110 111 112 113 114 115
		reg = <0xe0000000 0x00000200>;
		bus-frequency = <0>;

		wdt@200 {
			device_type = "watchdog";
			compatible = "mpc83xx_wdt";
			reg = <0x200 0x100>;
		};

		i2c@3000 {
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <0>;
			compatible = "fsl-i2c";
			reg = <0x3000 0x100>;
116 117
			interrupts = <14 0x8>;
			interrupt-parent = <&ipic>;
118 119 120 121 122 123 124 125 126 127 128 129 130 131
			dfsrr;
			rtc@68 {
				device_type = "rtc";
				compatible = "dallas,ds1339";
				reg = <0x68>;
			};
		};

		i2c@3100 {
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <1>;
			compatible = "fsl-i2c";
			reg = <0x3100 0x100>;
132 133
			interrupts = <15 0x8>;
			interrupt-parent = <&ipic>;
134 135 136 137 138 139 140
			dfsrr;
		};

		spi@7000 {
			cell-index = <0>;
			compatible = "fsl,spi";
			reg = <0x7000 0x1000>;
141 142
			interrupts = <16 0x8>;
			interrupt-parent = <&ipic>;
143 144 145 146 147 148 149 150
			mode = "cpu";
		};

		usb@23000 {
			compatible = "fsl-usb2-dr";
			reg = <0x23000 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
151 152
			interrupt-parent = <&ipic>;
			interrupts = <38 0x8>;
153
			phy_type = "ulpi";
154 155 156 157 158 159 160 161
		};

		mdio@24520 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,gianfar-mdio";
			reg = <0x24520 0x20>;
			phy2: ethernet-phy@2 {
162 163 164
				interrupt-parent = <&ipic>;
				interrupts = <17 0x8>;
				reg = <0x2>;
165 166 167 168 169 170 171 172 173 174 175
				device_type = "ethernet-phy";
			};
		};

		enet0: ethernet@24000 {
			cell-index = <0>;
			device_type = "network";
			model = "eTSEC";
			compatible = "gianfar";
			reg = <0x24000 0x1000>;
			local-mac-address = [ 00 00 00 00 00 00 ];
176
			interrupts = <32 0x8 33 0x8 34 0x8>;
177
			phy-connection-type = "mii";
178 179
			interrupt-parent = <&ipic>;
			phy-handle = <&phy2>;
180 181 182 183 184 185 186 187 188
		};

		enet1: ethernet@25000 {
			cell-index = <1>;
			device_type = "network";
			model = "eTSEC";
			compatible = "gianfar";
			reg = <0x25000 0x1000>;
			local-mac-address = [ 00 00 00 00 00 00 ];
189
			interrupts = <35 0x8 36 0x8 37 0x8>;
190
			phy-connection-type = "mii";
191
			interrupt-parent = <&ipic>;
192
			fixed-link = <1 1 1000 0 0>;
193 194 195 196 197 198 199 200
		};

		serial0: serial@4500 {
			cell-index = <0>;
			device_type = "serial";
			compatible = "ns16550";
			reg = <0x4500 0x100>;
			clock-frequency = <0>;
201 202
			interrupts = <9 0x8>;
			interrupt-parent = <&ipic>;
203 204 205 206 207 208 209 210
		};

		serial1: serial@4600 {
			cell-index = <1>;
			device_type = "serial";
			compatible = "ns16550";
			reg = <0x4600 0x100>;
			clock-frequency = <0>;
211 212
			interrupts = <10 0x8>;
			interrupt-parent = <&ipic>;
213 214 215 216 217 218 219
		};

		crypto@30000 {
			model = "SEC3";
			device_type = "crypto";
			compatible = "talitos";
			reg = <0x30000 0x10000>;
220 221
			interrupts = <11 0x8>;
			interrupt-parent = <&ipic>;
222 223 224 225 226 227 228 229 230 231
			/* Rev. 3.0 geometry */
			num-channels = <4>;
			channel-fifo-len = <24>;
			exec-units-mask = <0x000001fe>;
			descriptor-types-mask = <0x03ab0ebf>;
		};

		sata@18000 {
			compatible = "fsl,mpc8377-sata", "fsl,pq-sata";
			reg = <0x18000 0x1000>;
232 233
			interrupts = <44 0x8>;
			interrupt-parent = <&ipic>;
234 235 236 237 238
		};

		sata@19000 {
			compatible = "fsl,mpc8377-sata", "fsl,pq-sata";
			reg = <0x19000 0x1000>;
239 240
			interrupts = <45 0x8>;
			interrupt-parent = <&ipic>;
241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263
		};

		/* IPIC
		 * interrupts cell = <intr #, sense>
		 * sense values match linux IORESOURCE_IRQ_* defines:
		 * sense == 8: Level, low assertion
		 * sense == 2: Edge, high-to-low change
		 */
		ipic: interrupt-controller@700 {
			compatible = "fsl,ipic";
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <2>;
			reg = <0x700 0x100>;
		};
	};

	pci0: pci@e0008500 {
		interrupt-map-mask = <0xf800 0 0 7>;
		interrupt-map = <
				/* IRQ5 = 21 = 0x15, IRQ6 = 0x16, IRQ7 = 23 = 0x17 */

				/* IDSEL AD14 IRQ6 inta */
264
				 0x7000 0x0 0x0 0x1 &ipic 22 0x8
265 266

				/* IDSEL AD15 IRQ5 inta, IRQ6 intb, IRQ7 intd */
267 268 269
				 0x7800 0x0 0x0 0x1 &ipic 21 0x8
				 0x7800 0x0 0x0 0x2 &ipic 22 0x8
				 0x7800 0x0 0x0 0x4 &ipic 23 0x8
270 271

				/* IDSEL AD28 IRQ7 inta, IRQ5 intb IRQ6 intc*/
272 273 274 275 276
				 0xE000 0x0 0x0 0x1 &ipic 23 0x8
				 0xE000 0x0 0x0 0x2 &ipic 21 0x8
				 0xE000 0x0 0x0 0x3 &ipic 22 0x8>;
		interrupt-parent = <&ipic>;
		interrupts = <66 0x8>;
277
		bus-range = <0 0>;
278 279 280
		ranges = <0x02000000 0x0 0x90000000 0x90000000 0x0 0x10000000
		          0x42000000 0x0 0x80000000 0x80000000 0x0 0x10000000
		          0x01000000 0x0 0x00000000 0xe2000000 0x0 0x00100000>;
281 282 283 284 285 286 287 288 289
		clock-frequency = <66666666>;
		#interrupt-cells = <1>;
		#size-cells = <2>;
		#address-cells = <3>;
		reg = <0xe0008500 0x100>;
		compatible = "fsl,mpc8349-pci";
		device_type = "pci";
	};
};