Skip to content

cloud-kernel
cloud-kernel

openanolis / cloud-kernel
大约 2 年 前同步成功

通知 173
Star 36
Fork 7
cloud-kernel
cloud-kernel
提交 bfd86c1a 编写于 作者: A Alex Deucher
浏览文件
操作

drm/amdgpu: add register headers for THM 10.0 

Add registers for THerMal control 10.0
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>
上级 ce869c63
显示空白变更内容
内联 并排
Showing with 1283 addition and 0 deletion
drivers/gpu/drm/amd/include/asic_reg/raven1/THM/thm_10_0_default.h 0 → 100644
浏览文件 @ bfd86c1a
/*
* Copyright (C) 2017 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef _thm_10_0_DEFAULT_HEADER
#define _thm_10_0_DEFAULT_HEADER
// addressBlock: thm_thm_SmuThmDec
#define mmTHM_TCON_CUR_TMP_DEFAULT 0x00000000
#define mmTHM_TCON_HTC_DEFAULT 0x00004000
#define mmTHM_TCON_THERM_TRIP_DEFAULT 0x00000001
#define mmTHM_CTF_DELAY_DEFAULT 0x00000000
#define mmTHM_GPIO_PROCHOT_CTRL_DEFAULT 0x000000f9
#define mmTHM_THERMAL_INT_ENA_DEFAULT 0x00000000
#define mmTHM_THERMAL_INT_CTRL_DEFAULT 0x0fff0078
#define mmTHM_THERMAL_INT_STATUS_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL0_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL1_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL2_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL3_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL4_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL5_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL6_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL7_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL8_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL9_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL10_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL11_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL12_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL13_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL14_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIL15_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR0_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR1_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR2_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR3_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR4_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR5_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR6_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR7_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR8_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR9_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR10_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR11_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR12_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR13_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR14_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_RDIR15_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_INT_DATA_DEFAULT 0x00000000
#define mmTHM_TMON0_CTRL_DEFAULT 0x00000100
#define mmTHM_TMON0_CTRL2_DEFAULT 0x0fffffff
#define mmTHM_TMON0_DEBUG_DEFAULT 0x00000000
#define mmTHM_DIE1_TEMP_DEFAULT 0x00000000
#define mmTHM_DIE2_TEMP_DEFAULT 0x00000000
#define mmTHM_DIE3_TEMP_DEFAULT 0x00000000
#define mmTHM_SW_TEMP_DEFAULT 0x00000000
#define mmCG_MULT_THERMAL_CTRL_DEFAULT 0x08400001
#define mmCG_MULT_THERMAL_STATUS_DEFAULT 0x00000000
#define mmCG_THERMAL_RANGE_DEFAULT 0x00000000
#define mmTHM_TMON_CONFIG_DEFAULT 0xc0800005
#define mmTHM_TMON_CONFIG2_DEFAULT 0x30c8680e
#define mmTHM_TMON0_COEFF_DEFAULT 0x00024068
#define mmTHM_TCON_LOCAL0_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL1_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL2_DEFAULT 0x00000060
#define mmTHM_TCON_LOCAL3_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL4_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL5_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL6_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL7_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL8_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL9_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL10_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL11_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL12_DEFAULT 0x00000000
#define mmTHM_TCON_LOCAL13_DEFAULT 0x00000000
#define mmTHM_PWRMGT_DEFAULT 0x00010000
#define mmSMUSBI_SBIREGADDR_DEFAULT 0x00000000
#define mmSMUSBI_SBIREGDATA_DEFAULT 0x00000000
#define mmSMUSBI_ERRATA_STAT_REG_DEFAULT 0x00000000
#define mmSMUSBI_SBICTRL_DEFAULT 0x00000002
#define mmSMUSBI_CKNBIRESET_DEFAULT 0x00000000
#define mmSMUSBI_TIMING_DEFAULT 0x001f001a
#define mmSMUSBI_HS_TIMING_DEFAULT 0x00050003
#define mmSBTSI_REMOTE_TEMP_DEFAULT 0x00000000
#define mmSBRMI_CONTROL_DEFAULT 0x00000000
#define mmSBRMI_COMMAND_DEFAULT 0x00000000
#define mmSBRMI_WRITE_DATA0_DEFAULT 0x00000000
#define mmSBRMI_WRITE_DATA1_DEFAULT 0x00000000
#define mmSBRMI_WRITE_DATA2_DEFAULT 0x00000000
#define mmSBRMI_READ_DATA0_DEFAULT 0x00000000
#define mmSBRMI_READ_DATA1_DEFAULT 0x00000000
#define mmSBRMI_CORE_EN_NUMBER_DEFAULT 0x00000010
#define mmSBRMI_CORE_EN_STATUS0_DEFAULT 0x00000000
#define mmSBRMI_CORE_EN_STATUS1_DEFAULT 0x00000000
#define mmSBRMI_APIC_STATUS0_DEFAULT 0x00000000
#define mmSBRMI_APIC_STATUS1_DEFAULT 0x00000000
#define mmSBRMI_MCE_STATUS0_DEFAULT 0x00000000
#define mmSBRMI_MCE_STATUS1_DEFAULT 0x00000000
#define mmSMBUS_CNTL0_DEFAULT 0x00030082
#define mmSMBUS_CNTL1_DEFAULT 0x0000063f
#define mmSMBUS_BLKWR_CMD_CTRL0_DEFAULT 0x12110201
#define mmSMBUS_BLKWR_CMD_CTRL1_DEFAULT 0x0003005a
#define mmSMBUS_BLKRD_CMD_CTRL0_DEFAULT 0x00001303
#define mmSMBUS_BLKRD_CMD_CTRL1_DEFAULT 0x00000000
#define mmSMBUS_TIMING_CNTL0_DEFAULT 0x028a4f5c
#define mmSMBUS_TIMING_CNTL1_DEFAULT 0x08036927
#define mmSMBUS_TIMING_CNTL2_DEFAULT 0x0021e548
#define mmSMBUS_TRIGGER_CNTL_DEFAULT 0x00000000
#define mmSMBUS_UDID_CNTL0_DEFAULT 0x7fffffff
#define mmSMBUS_UDID_CNTL1_DEFAULT 0x00000000
#define mmSMBUS_UDID_CNTL2_DEFAULT 0x00000043
#define mmSMUSBI_SMBUS_DEFAULT 0x000001c0
#define mmSMUSBI_ALERT_DEFAULT 0x000000f9
#define mmTHM_TMON0_REMOTE_START_DEFAULT 0x00000000
#define mmTHM_TMON0_REMOTE_END_DEFAULT 0x00000000
#define mmTHM_TMON1_REMOTE_START_DEFAULT 0x00000000
#define mmTHM_TMON1_REMOTE_END_DEFAULT 0x00000000
#define mmTHM_TMON2_REMOTE_START_DEFAULT 0x00000000
#define mmTHM_TMON2_REMOTE_END_DEFAULT 0x00000000
#define mmTHM_TMON3_REMOTE_START_DEFAULT 0x00000000
#define mmTHM_TMON3_REMOTE_END_DEFAULT 0x00000000
#endif
drivers/gpu/drm/amd/include/asic_reg/raven1/THM/thm_10_0_offset.h 0 → 100644
浏览文件 @ bfd86c1a
/*
* Copyright (C) 2017 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef _thm_10_0_OFFSET_HEADER
#define _thm_10_0_OFFSET_HEADER
// addressBlock: thm_thm_SmuThmDec
// base address: 0x59800
#define mmTHM_TCON_CUR_TMP 0x0000
#define mmTHM_TCON_CUR_TMP_BASE_IDX 0
#define mmTHM_TCON_HTC 0x0001
#define mmTHM_TCON_HTC_BASE_IDX 0
#define mmTHM_TCON_THERM_TRIP 0x0002
#define mmTHM_TCON_THERM_TRIP_BASE_IDX 0
#define mmTHM_CTF_DELAY 0x0003
#define mmTHM_CTF_DELAY_BASE_IDX 0
#define mmTHM_GPIO_PROCHOT_CTRL 0x0004
#define mmTHM_GPIO_PROCHOT_CTRL_BASE_IDX 0
#define mmTHM_THERMAL_INT_ENA 0x000a
#define mmTHM_THERMAL_INT_ENA_BASE_IDX 0
#define mmTHM_THERMAL_INT_CTRL 0x000b
#define mmTHM_THERMAL_INT_CTRL_BASE_IDX 0
#define mmTHM_THERMAL_INT_STATUS 0x000c
#define mmTHM_THERMAL_INT_STATUS_BASE_IDX 0
#define mmTHM_TMON0_RDIL0_DATA 0x000d
#define mmTHM_TMON0_RDIL0_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL1_DATA 0x000e
#define mmTHM_TMON0_RDIL1_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL2_DATA 0x000f
#define mmTHM_TMON0_RDIL2_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL3_DATA 0x0010
#define mmTHM_TMON0_RDIL3_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL4_DATA 0x0011
#define mmTHM_TMON0_RDIL4_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL5_DATA 0x0012
#define mmTHM_TMON0_RDIL5_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL6_DATA 0x0013
#define mmTHM_TMON0_RDIL6_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL7_DATA 0x0014
#define mmTHM_TMON0_RDIL7_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL8_DATA 0x0015
#define mmTHM_TMON0_RDIL8_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL9_DATA 0x0016
#define mmTHM_TMON0_RDIL9_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL10_DATA 0x0017
#define mmTHM_TMON0_RDIL10_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL11_DATA 0x0018
#define mmTHM_TMON0_RDIL11_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL12_DATA 0x0019
#define mmTHM_TMON0_RDIL12_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL13_DATA 0x001a
#define mmTHM_TMON0_RDIL13_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL14_DATA 0x001b
#define mmTHM_TMON0_RDIL14_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIL15_DATA 0x001c
#define mmTHM_TMON0_RDIL15_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR0_DATA 0x001d
#define mmTHM_TMON0_RDIR0_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR1_DATA 0x001e
#define mmTHM_TMON0_RDIR1_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR2_DATA 0x001f
#define mmTHM_TMON0_RDIR2_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR3_DATA 0x0020
#define mmTHM_TMON0_RDIR3_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR4_DATA 0x0021
#define mmTHM_TMON0_RDIR4_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR5_DATA 0x0022
#define mmTHM_TMON0_RDIR5_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR6_DATA 0x0023
#define mmTHM_TMON0_RDIR6_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR7_DATA 0x0024
#define mmTHM_TMON0_RDIR7_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR8_DATA 0x0025
#define mmTHM_TMON0_RDIR8_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR9_DATA 0x0026
#define mmTHM_TMON0_RDIR9_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR10_DATA 0x0027
#define mmTHM_TMON0_RDIR10_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR11_DATA 0x0028
#define mmTHM_TMON0_RDIR11_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR12_DATA 0x0029
#define mmTHM_TMON0_RDIR12_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR13_DATA 0x002a
#define mmTHM_TMON0_RDIR13_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR14_DATA 0x002b
#define mmTHM_TMON0_RDIR14_DATA_BASE_IDX 0
#define mmTHM_TMON0_RDIR15_DATA 0x002c
#define mmTHM_TMON0_RDIR15_DATA_BASE_IDX 0
#define mmTHM_TMON0_INT_DATA 0x002d
#define mmTHM_TMON0_INT_DATA_BASE_IDX 0
#define mmTHM_TMON0_CTRL 0x002e
#define mmTHM_TMON0_CTRL_BASE_IDX 0
#define mmTHM_TMON0_CTRL2 0x002f
#define mmTHM_TMON0_CTRL2_BASE_IDX 0
#define mmTHM_TMON0_DEBUG 0x0030
#define mmTHM_TMON0_DEBUG_BASE_IDX 0
#define mmTHM_DIE1_TEMP 0x0055
#define mmTHM_DIE1_TEMP_BASE_IDX 0
#define mmTHM_DIE2_TEMP 0x0056
#define mmTHM_DIE2_TEMP_BASE_IDX 0
#define mmTHM_DIE3_TEMP 0x0057
#define mmTHM_DIE3_TEMP_BASE_IDX 0
#define mmTHM_SW_TEMP 0x0058
#define mmTHM_SW_TEMP_BASE_IDX 0
#define mmCG_MULT_THERMAL_CTRL 0x0059
#define mmCG_MULT_THERMAL_CTRL_BASE_IDX 0
#define mmCG_MULT_THERMAL_STATUS 0x005a
#define mmCG_MULT_THERMAL_STATUS_BASE_IDX 0
#define mmCG_THERMAL_RANGE 0x005b
#define mmCG_THERMAL_RANGE_BASE_IDX 0
#define mmTHM_TMON_CONFIG 0x005c
#define mmTHM_TMON_CONFIG_BASE_IDX 0
#define mmTHM_TMON_CONFIG2 0x005d
#define mmTHM_TMON_CONFIG2_BASE_IDX 0
#define mmTHM_TMON0_COEFF 0x005e
#define mmTHM_TMON0_COEFF_BASE_IDX 0
#define mmTHM_TCON_LOCAL0 0x006e
#define mmTHM_TCON_LOCAL0_BASE_IDX 0
#define mmTHM_TCON_LOCAL1 0x006f
#define mmTHM_TCON_LOCAL1_BASE_IDX 0
#define mmTHM_TCON_LOCAL2 0x0070
#define mmTHM_TCON_LOCAL2_BASE_IDX 0
#define mmTHM_TCON_LOCAL3 0x0071
#define mmTHM_TCON_LOCAL3_BASE_IDX 0
#define mmTHM_TCON_LOCAL4 0x0072
#define mmTHM_TCON_LOCAL4_BASE_IDX 0
#define mmTHM_TCON_LOCAL5 0x0073
#define mmTHM_TCON_LOCAL5_BASE_IDX 0
#define mmTHM_TCON_LOCAL6 0x0074
#define mmTHM_TCON_LOCAL6_BASE_IDX 0
#define mmTHM_TCON_LOCAL7 0x0075
#define mmTHM_TCON_LOCAL7_BASE_IDX 0
#define mmTHM_TCON_LOCAL8 0x0076
#define mmTHM_TCON_LOCAL8_BASE_IDX 0
#define mmTHM_TCON_LOCAL9 0x0077
#define mmTHM_TCON_LOCAL9_BASE_IDX 0
#define mmTHM_TCON_LOCAL10 0x0078
#define mmTHM_TCON_LOCAL10_BASE_IDX 0
#define mmTHM_TCON_LOCAL11 0x0079
#define mmTHM_TCON_LOCAL11_BASE_IDX 0
#define mmTHM_TCON_LOCAL12 0x007a
#define mmTHM_TCON_LOCAL12_BASE_IDX 0
#define mmTHM_TCON_LOCAL13 0x007b
#define mmTHM_TCON_LOCAL13_BASE_IDX 0
#define mmTHM_PWRMGT 0x007d
#define mmTHM_PWRMGT_BASE_IDX 0
#define mmSMUSBI_SBIREGADDR 0x0080
#define mmSMUSBI_SBIREGADDR_BASE_IDX 0
#define mmSMUSBI_SBIREGDATA 0x0081
#define mmSMUSBI_SBIREGDATA_BASE_IDX 0
#define mmSMUSBI_ERRATA_STAT_REG 0x0085
#define mmSMUSBI_ERRATA_STAT_REG_BASE_IDX 0
#define mmSMUSBI_SBICTRL 0x0086
#define mmSMUSBI_SBICTRL_BASE_IDX 0
#define mmSMUSBI_CKNBIRESET 0x0087
#define mmSMUSBI_CKNBIRESET_BASE_IDX 0
#define mmSMUSBI_TIMING 0x0088
#define mmSMUSBI_TIMING_BASE_IDX 0
#define mmSMUSBI_HS_TIMING 0x0089
#define mmSMUSBI_HS_TIMING_BASE_IDX 0
#define mmSBTSI_REMOTE_TEMP 0x008a
#define mmSBTSI_REMOTE_TEMP_BASE_IDX 0
#define mmSBRMI_CONTROL 0x008b
#define mmSBRMI_CONTROL_BASE_IDX 0
#define mmSBRMI_COMMAND 0x008c
#define mmSBRMI_COMMAND_BASE_IDX 0
#define mmSBRMI_WRITE_DATA0 0x008d
#define mmSBRMI_WRITE_DATA0_BASE_IDX 0
#define mmSBRMI_WRITE_DATA1 0x008e
#define mmSBRMI_WRITE_DATA1_BASE_IDX 0
#define mmSBRMI_WRITE_DATA2 0x008f
#define mmSBRMI_WRITE_DATA2_BASE_IDX 0
#define mmSBRMI_READ_DATA0 0x0090
#define mmSBRMI_READ_DATA0_BASE_IDX 0
#define mmSBRMI_READ_DATA1 0x0091
#define mmSBRMI_READ_DATA1_BASE_IDX 0
#define mmSBRMI_CORE_EN_NUMBER 0x0092
#define mmSBRMI_CORE_EN_NUMBER_BASE_IDX 0
#define mmSBRMI_CORE_EN_STATUS0 0x0093
#define mmSBRMI_CORE_EN_STATUS0_BASE_IDX 0
#define mmSBRMI_CORE_EN_STATUS1 0x0094
#define mmSBRMI_CORE_EN_STATUS1_BASE_IDX 0
#define mmSBRMI_APIC_STATUS0 0x0095
#define mmSBRMI_APIC_STATUS0_BASE_IDX 0
#define mmSBRMI_APIC_STATUS1 0x0096
#define mmSBRMI_APIC_STATUS1_BASE_IDX 0
#define mmSBRMI_MCE_STATUS0 0x0097
#define mmSBRMI_MCE_STATUS0_BASE_IDX 0
#define mmSBRMI_MCE_STATUS1 0x0098
#define mmSBRMI_MCE_STATUS1_BASE_IDX 0
#define mmSMBUS_CNTL0 0x0099
#define mmSMBUS_CNTL0_BASE_IDX 0
#define mmSMBUS_CNTL1 0x009a
#define mmSMBUS_CNTL1_BASE_IDX 0
#define mmSMBUS_BLKWR_CMD_CTRL0 0x009b
#define mmSMBUS_BLKWR_CMD_CTRL0_BASE_IDX 0
#define mmSMBUS_BLKWR_CMD_CTRL1 0x009c
#define mmSMBUS_BLKWR_CMD_CTRL1_BASE_IDX 0
#define mmSMBUS_BLKRD_CMD_CTRL0 0x009d
#define mmSMBUS_BLKRD_CMD_CTRL0_BASE_IDX 0
#define mmSMBUS_BLKRD_CMD_CTRL1 0x009e
#define mmSMBUS_BLKRD_CMD_CTRL1_BASE_IDX 0
#define mmSMBUS_TIMING_CNTL0 0x009f
#define mmSMBUS_TIMING_CNTL0_BASE_IDX 0
#define mmSMBUS_TIMING_CNTL1 0x00a0
#define mmSMBUS_TIMING_CNTL1_BASE_IDX 0
#define mmSMBUS_TIMING_CNTL2 0x00a1
#define mmSMBUS_TIMING_CNTL2_BASE_IDX 0
#define mmSMBUS_TRIGGER_CNTL 0x00a2
#define mmSMBUS_TRIGGER_CNTL_BASE_IDX 0
#define mmSMBUS_UDID_CNTL0 0x00a3
#define mmSMBUS_UDID_CNTL0_BASE_IDX 0
#define mmSMBUS_UDID_CNTL1 0x00a4
#define mmSMBUS_UDID_CNTL1_BASE_IDX 0
#define mmSMBUS_UDID_CNTL2 0x00a5
#define mmSMBUS_UDID_CNTL2_BASE_IDX 0
#define mmSMUSBI_SMBUS 0x00a6
#define mmSMUSBI_SMBUS_BASE_IDX 0
#define mmSMUSBI_ALERT 0x00a7
#define mmSMUSBI_ALERT_BASE_IDX 0
#define mmTHM_TMON0_REMOTE_START 0x0100
#define mmTHM_TMON0_REMOTE_START_BASE_IDX 0
#define mmTHM_TMON0_REMOTE_END 0x013f
#define mmTHM_TMON0_REMOTE_END_BASE_IDX 0
#define mmTHM_TMON1_REMOTE_START 0x0140
#define mmTHM_TMON1_REMOTE_START_BASE_IDX 0
#define mmTHM_TMON1_REMOTE_END 0x017f
#define mmTHM_TMON1_REMOTE_END_BASE_IDX 0
#define mmTHM_TMON2_REMOTE_START 0x0180
#define mmTHM_TMON2_REMOTE_START_BASE_IDX 0
#define mmTHM_TMON2_REMOTE_END 0x01bf
#define mmTHM_TMON2_REMOTE_END_BASE_IDX 0
#define mmTHM_TMON3_REMOTE_START 0x01c0
#define mmTHM_TMON3_REMOTE_START_BASE_IDX 0
#define mmTHM_TMON3_REMOTE_END 0x01ff
#define mmTHM_TMON3_REMOTE_END_BASE_IDX 0
#endif
drivers/gpu/drm/amd/include/asic_reg/raven1/THM/thm_10_0_sh_mask.h 0 → 100644
浏览文件 @ bfd86c1a
/*
* Copyright (C) 2017 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef _thm_10_0_SH_MASK_HEADER
#define _thm_10_0_SH_MASK_HEADER
// addressBlock: thm_thm_SmuThmDec
//THM_TCON_CUR_TMP
#define THM_TCON_CUR_TMP__PER_STEP_TIME_UP__SHIFT 0x0
#define THM_TCON_CUR_TMP__TMP_MAX_DIFF_UP__SHIFT 0x5
#define THM_TCON_CUR_TMP__TMP_SLEW_DN_EN__SHIFT 0x7
#define THM_TCON_CUR_TMP__PER_STEP_TIME_DN__SHIFT 0x8
#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SEL__SHIFT 0x10
#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SLEW_SEL__SHIFT 0x12
#define THM_TCON_CUR_TMP__CUR_TEMP_RANGE_SEL__SHIFT 0x13
#define THM_TCON_CUR_TMP__MCM_EN__SHIFT 0x14
#define THM_TCON_CUR_TMP__CUR_TEMP__SHIFT 0x15
#define THM_TCON_CUR_TMP__PER_STEP_TIME_UP_MASK 0x0000001FL
#define THM_TCON_CUR_TMP__TMP_MAX_DIFF_UP_MASK 0x00000060L
#define THM_TCON_CUR_TMP__TMP_SLEW_DN_EN_MASK 0x00000080L
#define THM_TCON_CUR_TMP__PER_STEP_TIME_DN_MASK 0x00001F00L
#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SEL_MASK 0x00030000L
#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SLEW_SEL_MASK 0x00040000L
#define THM_TCON_CUR_TMP__CUR_TEMP_RANGE_SEL_MASK 0x00080000L
#define THM_TCON_CUR_TMP__MCM_EN_MASK 0x00100000L
#define THM_TCON_CUR_TMP__CUR_TEMP_MASK 0xFFE00000L
//THM_TCON_HTC
#define THM_TCON_HTC__HTC_EN__SHIFT 0x0
#define THM_TCON_HTC__EXTERNAL_PROCHOT__SHIFT 0x2
#define THM_TCON_HTC__INTERNAL_PROCHOT__SHIFT 0x3
#define THM_TCON_HTC__HTC_ACTIVE__SHIFT 0x4
#define THM_TCON_HTC__HTC_ACTIVE_LOG__SHIFT 0x5
#define THM_TCON_HTC__HTC_DIAG__SHIFT 0x8
#define THM_TCON_HTC__DIS_PROCHOT_PIN__SHIFT 0x9
#define THM_TCON_HTC__HTC_TO_IH_EN__SHIFT 0xa
#define THM_TCON_HTC__PROCHOT_TO_IH_EN__SHIFT 0xb
#define THM_TCON_HTC__PROCHOT_EVENT_SRC__SHIFT 0xc
#define THM_TCON_HTC__HTC_TMP_LMT__SHIFT 0x10
#define THM_TCON_HTC__HTC_HYST_LMT__SHIFT 0x17
#define THM_TCON_HTC__HTC_SLEW_SEL__SHIFT 0x1b
#define THM_TCON_HTC__HTC_EN_MASK 0x00000001L
#define THM_TCON_HTC__EXTERNAL_PROCHOT_MASK 0x00000004L
#define THM_TCON_HTC__INTERNAL_PROCHOT_MASK 0x00000008L
#define THM_TCON_HTC__HTC_ACTIVE_MASK 0x00000010L
#define THM_TCON_HTC__HTC_ACTIVE_LOG_MASK 0x00000020L
#define THM_TCON_HTC__HTC_DIAG_MASK 0x00000100L
#define THM_TCON_HTC__DIS_PROCHOT_PIN_MASK 0x00000200L
#define THM_TCON_HTC__HTC_TO_IH_EN_MASK 0x00000400L
#define THM_TCON_HTC__PROCHOT_TO_IH_EN_MASK 0x00000800L
#define THM_TCON_HTC__PROCHOT_EVENT_SRC_MASK 0x00007000L
#define THM_TCON_HTC__HTC_TMP_LMT_MASK 0x007F0000L
#define THM_TCON_HTC__HTC_HYST_LMT_MASK 0x07800000L
#define THM_TCON_HTC__HTC_SLEW_SEL_MASK 0x18000000L
//THM_TCON_THERM_TRIP
#define THM_TCON_THERM_TRIP__CTF_PAD_POLARITY__SHIFT 0x0
#define THM_TCON_THERM_TRIP__THERM_TP__SHIFT 0x1
#define THM_TCON_THERM_TRIP__CTF_THRESHOLD_EXCEEDED__SHIFT 0x2
#define THM_TCON_THERM_TRIP__THERM_TP_SENSE__SHIFT 0x3
#define THM_TCON_THERM_TRIP__RSVD2__SHIFT 0x4
#define THM_TCON_THERM_TRIP__THERM_TP_EN__SHIFT 0x5
#define THM_TCON_THERM_TRIP__THERM_TP_LMT__SHIFT 0x6
#define THM_TCON_THERM_TRIP__RSVD3__SHIFT 0xe
#define THM_TCON_THERM_TRIP__SW_THERM_TP__SHIFT 0x1f
#define THM_TCON_THERM_TRIP__CTF_PAD_POLARITY_MASK 0x00000001L
#define THM_TCON_THERM_TRIP__THERM_TP_MASK 0x00000002L
#define THM_TCON_THERM_TRIP__CTF_THRESHOLD_EXCEEDED_MASK 0x00000004L
#define THM_TCON_THERM_TRIP__THERM_TP_SENSE_MASK 0x00000008L
#define THM_TCON_THERM_TRIP__RSVD2_MASK 0x00000010L
#define THM_TCON_THERM_TRIP__THERM_TP_EN_MASK 0x00000020L
#define THM_TCON_THERM_TRIP__THERM_TP_LMT_MASK 0x00003FC0L
#define THM_TCON_THERM_TRIP__RSVD3_MASK 0x7FFFC000L
#define THM_TCON_THERM_TRIP__SW_THERM_TP_MASK 0x80000000L
//THM_CTF_DELAY
#define THM_CTF_DELAY__CTF_DELAY_CNT__SHIFT 0x0
#define THM_CTF_DELAY__CTF_DELAY_CNT_MASK 0x000FFFFFL
//THM_GPIO_PROCHOT_CTRL
#define THM_GPIO_PROCHOT_CTRL__TXIMPSEL__SHIFT 0x0
#define THM_GPIO_PROCHOT_CTRL__PD__SHIFT 0x1
#define THM_GPIO_PROCHOT_CTRL__PU__SHIFT 0x2
#define THM_GPIO_PROCHOT_CTRL__SCHMEN__SHIFT 0x3
#define THM_GPIO_PROCHOT_CTRL__S0__SHIFT 0x4
#define THM_GPIO_PROCHOT_CTRL__S1__SHIFT 0x5
#define THM_GPIO_PROCHOT_CTRL__RXEN__SHIFT 0x6
#define THM_GPIO_PROCHOT_CTRL__RXSEL0__SHIFT 0x7
#define THM_GPIO_PROCHOT_CTRL__RXSEL1__SHIFT 0x8
#define THM_GPIO_PROCHOT_CTRL__OE_OVERRIDE__SHIFT 0x10
#define THM_GPIO_PROCHOT_CTRL__OE__SHIFT 0x11
#define THM_GPIO_PROCHOT_CTRL__A_OVERRIDE__SHIFT 0x12
#define THM_GPIO_PROCHOT_CTRL__A__SHIFT 0x13
#define THM_GPIO_PROCHOT_CTRL__Y__SHIFT 0x1f
#define THM_GPIO_PROCHOT_CTRL__TXIMPSEL_MASK 0x00000001L
#define THM_GPIO_PROCHOT_CTRL__PD_MASK 0x00000002L
#define THM_GPIO_PROCHOT_CTRL__PU_MASK 0x00000004L
#define THM_GPIO_PROCHOT_CTRL__SCHMEN_MASK 0x00000008L
#define THM_GPIO_PROCHOT_CTRL__S0_MASK 0x00000010L
#define THM_GPIO_PROCHOT_CTRL__S1_MASK 0x00000020L
#define THM_GPIO_PROCHOT_CTRL__RXEN_MASK 0x00000040L
#define THM_GPIO_PROCHOT_CTRL__RXSEL0_MASK 0x00000080L
#define THM_GPIO_PROCHOT_CTRL__RXSEL1_MASK 0x00000100L
#define THM_GPIO_PROCHOT_CTRL__OE_OVERRIDE_MASK 0x00010000L
#define THM_GPIO_PROCHOT_CTRL__OE_MASK 0x00020000L
#define THM_GPIO_PROCHOT_CTRL__A_OVERRIDE_MASK 0x00040000L
#define THM_GPIO_PROCHOT_CTRL__A_MASK 0x00080000L
#define THM_GPIO_PROCHOT_CTRL__Y_MASK 0x80000000L
//THM_THERMAL_INT_ENA
#define THM_THERMAL_INT_ENA__THERM_INTH_SET__SHIFT 0x0
#define THM_THERMAL_INT_ENA__THERM_INTL_SET__SHIFT 0x1
#define THM_THERMAL_INT_ENA__THERM_TRIGGER_SET__SHIFT 0x2
#define THM_THERMAL_INT_ENA__THERM_INTH_CLR__SHIFT 0x3
#define THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT 0x4
#define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT 0x5
#define THM_THERMAL_INT_ENA__THERM_INTH_SET_MASK 0x00000001L
#define THM_THERMAL_INT_ENA__THERM_INTL_SET_MASK 0x00000002L
#define THM_THERMAL_INT_ENA__THERM_TRIGGER_SET_MASK 0x00000004L
#define THM_THERMAL_INT_ENA__THERM_INTH_CLR_MASK 0x00000008L
#define THM_THERMAL_INT_ENA__THERM_INTL_CLR_MASK 0x00000010L
#define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR_MASK 0x00000020L
//THM_THERMAL_INT_CTRL
#define THM_THERMAL_INT_CTRL__DIG_THERM_INTH__SHIFT 0x0
#define THM_THERMAL_INT_CTRL__DIG_THERM_INTL__SHIFT 0x8
#define THM_THERMAL_INT_CTRL__TEMP_THRESHOLD__SHIFT 0x10
#define THM_THERMAL_INT_CTRL__THERM_INTH_MASK__SHIFT 0x18
#define THM_THERMAL_INT_CTRL__THERM_INTL_MASK__SHIFT 0x19
#define THM_THERMAL_INT_CTRL__THERM_TRIGGER_MASK__SHIFT 0x1a
#define THM_THERMAL_INT_CTRL__THERM_PROCHOT_MASK__SHIFT 0x1b
#define THM_THERMAL_INT_CTRL__THERM_IH_HW_ENA__SHIFT 0x1c
#define THM_THERMAL_INT_CTRL__MAX_IH_CREDIT__SHIFT 0x1d
#define THM_THERMAL_INT_CTRL__DIG_THERM_INTH_MASK 0x000000FFL
#define THM_THERMAL_INT_CTRL__DIG_THERM_INTL_MASK 0x0000FF00L
#define THM_THERMAL_INT_CTRL__TEMP_THRESHOLD_MASK 0x00FF0000L
#define THM_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK 0x01000000L
#define THM_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK 0x02000000L
#define THM_THERMAL_INT_CTRL__THERM_TRIGGER_MASK_MASK 0x04000000L
#define THM_THERMAL_INT_CTRL__THERM_PROCHOT_MASK_MASK 0x08000000L
#define THM_THERMAL_INT_CTRL__THERM_IH_HW_ENA_MASK 0x10000000L
#define THM_THERMAL_INT_CTRL__MAX_IH_CREDIT_MASK 0xE0000000L
//THM_THERMAL_INT_STATUS
#define THM_THERMAL_INT_STATUS__THERM_INTH_DETECT__SHIFT 0x0
#define THM_THERMAL_INT_STATUS__THERM_INTL_DETECT__SHIFT 0x1
#define THM_THERMAL_INT_STATUS__THERM_TRIGGER_DETECT__SHIFT 0x2
#define THM_THERMAL_INT_STATUS__THERM_PROCHOT_DETECT__SHIFT 0x3
#define THM_THERMAL_INT_STATUS__THERM_INTH_DETECT_MASK 0x00000001L
#define THM_THERMAL_INT_STATUS__THERM_INTL_DETECT_MASK 0x00000002L
#define THM_THERMAL_INT_STATUS__THERM_TRIGGER_DETECT_MASK 0x00000004L
#define THM_THERMAL_INT_STATUS__THERM_PROCHOT_DETECT_MASK 0x00000008L
//THM_TMON0_RDIL0_DATA
#define THM_TMON0_RDIL0_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL0_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL0_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL0_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL0_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL0_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL1_DATA
#define THM_TMON0_RDIL1_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL1_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL1_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL1_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL1_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL1_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL2_DATA
#define THM_TMON0_RDIL2_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL2_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL2_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL2_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL2_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL2_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL3_DATA
#define THM_TMON0_RDIL3_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL3_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL3_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL3_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL3_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL3_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL4_DATA
#define THM_TMON0_RDIL4_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL4_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL4_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL4_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL4_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL4_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL5_DATA
#define THM_TMON0_RDIL5_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL5_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL5_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL5_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL5_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL5_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL6_DATA
#define THM_TMON0_RDIL6_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL6_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL6_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL6_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL6_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL6_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL7_DATA
#define THM_TMON0_RDIL7_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL7_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL7_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL7_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL7_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL7_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL8_DATA
#define THM_TMON0_RDIL8_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL8_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL8_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL8_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL8_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL8_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL9_DATA
#define THM_TMON0_RDIL9_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL9_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL9_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL9_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL9_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL9_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL10_DATA
#define THM_TMON0_RDIL10_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL10_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL10_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL10_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL10_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL10_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL11_DATA
#define THM_TMON0_RDIL11_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL11_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL11_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL11_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL11_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL11_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL12_DATA
#define THM_TMON0_RDIL12_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL12_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL12_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL12_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL12_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL12_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL13_DATA
#define THM_TMON0_RDIL13_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL13_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL13_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL13_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL13_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL13_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL14_DATA
#define THM_TMON0_RDIL14_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL14_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL14_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL14_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL14_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL14_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIL15_DATA
#define THM_TMON0_RDIL15_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIL15_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIL15_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIL15_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIL15_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIL15_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR0_DATA
#define THM_TMON0_RDIR0_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR0_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR0_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR0_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR0_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR0_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR1_DATA
#define THM_TMON0_RDIR1_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR1_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR1_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR1_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR1_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR1_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR2_DATA
#define THM_TMON0_RDIR2_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR2_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR2_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR2_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR2_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR2_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR3_DATA
#define THM_TMON0_RDIR3_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR3_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR3_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR3_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR3_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR3_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR4_DATA
#define THM_TMON0_RDIR4_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR4_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR4_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR4_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR4_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR4_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR5_DATA
#define THM_TMON0_RDIR5_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR5_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR5_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR5_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR5_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR5_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR6_DATA
#define THM_TMON0_RDIR6_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR6_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR6_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR6_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR6_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR6_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR7_DATA
#define THM_TMON0_RDIR7_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR7_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR7_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR7_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR7_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR7_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR8_DATA
#define THM_TMON0_RDIR8_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR8_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR8_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR8_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR8_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR8_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR9_DATA
#define THM_TMON0_RDIR9_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR9_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR9_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR9_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR9_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR9_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR10_DATA
#define THM_TMON0_RDIR10_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR10_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR10_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR10_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR10_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR10_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR11_DATA
#define THM_TMON0_RDIR11_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR11_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR11_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR11_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR11_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR11_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR12_DATA
#define THM_TMON0_RDIR12_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR12_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR12_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR12_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR12_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR12_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR13_DATA
#define THM_TMON0_RDIR13_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR13_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR13_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR13_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR13_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR13_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR14_DATA
#define THM_TMON0_RDIR14_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR14_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR14_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR14_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR14_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR14_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_RDIR15_DATA
#define THM_TMON0_RDIR15_DATA__Z__SHIFT 0x0
#define THM_TMON0_RDIR15_DATA__VALID__SHIFT 0xb
#define THM_TMON0_RDIR15_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_RDIR15_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_RDIR15_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_RDIR15_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_INT_DATA
#define THM_TMON0_INT_DATA__Z__SHIFT 0x0
#define THM_TMON0_INT_DATA__VALID__SHIFT 0xb
#define THM_TMON0_INT_DATA__TEMP__SHIFT 0xc
#define THM_TMON0_INT_DATA__Z_MASK 0x000007FFL
#define THM_TMON0_INT_DATA__VALID_MASK 0x00000800L
#define THM_TMON0_INT_DATA__TEMP_MASK 0x00FFF000L
//THM_TMON0_CTRL
#define THM_TMON0_CTRL__POWER_DOWN__SHIFT 0x0
#define THM_TMON0_CTRL__BGADJ__SHIFT 0x1
#define THM_TMON0_CTRL__BGADJ_MODE__SHIFT 0x9
#define THM_TMON0_CTRL__TMON_PAUSE__SHIFT 0xa
#define THM_TMON0_CTRL__INT_MEAS_EN__SHIFT 0xb
#define THM_TMON0_CTRL__DEBUG_MODE__SHIFT 0xc
#define THM_TMON0_CTRL__EN_CFG_SERDES__SHIFT 0xd
#define THM_TMON0_CTRL__POWER_DOWN_MASK 0x00000001L
#define THM_TMON0_CTRL__BGADJ_MASK 0x000001FEL
#define THM_TMON0_CTRL__BGADJ_MODE_MASK 0x00000200L
#define THM_TMON0_CTRL__TMON_PAUSE_MASK 0x00000400L
#define THM_TMON0_CTRL__INT_MEAS_EN_MASK 0x00000800L
#define THM_TMON0_CTRL__DEBUG_MODE_MASK 0x00001000L
#define THM_TMON0_CTRL__EN_CFG_SERDES_MASK 0x00002000L
//THM_TMON0_CTRL2
#define THM_TMON0_CTRL2__RDIL_PRESENT__SHIFT 0x0
#define THM_TMON0_CTRL2__RDIR_PRESENT__SHIFT 0x10
#define THM_TMON0_CTRL2__RDIL_PRESENT_MASK 0x0000FFFFL
#define THM_TMON0_CTRL2__RDIR_PRESENT_MASK 0xFFFF0000L
//THM_TMON0_DEBUG
#define THM_TMON0_DEBUG__DEBUG_RDI__SHIFT 0x0
#define THM_TMON0_DEBUG__DEBUG_Z__SHIFT 0x5
#define THM_TMON0_DEBUG__DEBUG_RDI_MASK 0x0000001FL
#define THM_TMON0_DEBUG__DEBUG_Z_MASK 0x0000FFE0L
//THM_DIE1_TEMP
#define THM_DIE1_TEMP__TEMP__SHIFT 0x0
#define THM_DIE1_TEMP__VALID__SHIFT 0xb
#define THM_DIE1_TEMP__TEMP_MASK 0x000007FFL
#define THM_DIE1_TEMP__VALID_MASK 0x00000800L
//THM_DIE2_TEMP
#define THM_DIE2_TEMP__TEMP__SHIFT 0x0
#define THM_DIE2_TEMP__VALID__SHIFT 0xb
#define THM_DIE2_TEMP__TEMP_MASK 0x000007FFL
#define THM_DIE2_TEMP__VALID_MASK 0x00000800L
//THM_DIE3_TEMP
#define THM_DIE3_TEMP__TEMP__SHIFT 0x0
#define THM_DIE3_TEMP__VALID__SHIFT 0xb
#define THM_DIE3_TEMP__TEMP_MASK 0x000007FFL
#define THM_DIE3_TEMP__VALID_MASK 0x00000800L
//THM_SW_TEMP
#define THM_SW_TEMP__SW_TEMP__SHIFT 0x0
#define THM_SW_TEMP__SW_TEMP_MASK 0x000001FFL
//CG_MULT_THERMAL_CTRL
#define CG_MULT_THERMAL_CTRL__TS_FILTER__SHIFT 0x0
#define CG_MULT_THERMAL_CTRL__UNUSED__SHIFT 0x4
#define CG_MULT_THERMAL_CTRL__THERMAL_RANGE_RST__SHIFT 0x9
#define CG_MULT_THERMAL_CTRL__TEMP_SEL__SHIFT 0x14
#define CG_MULT_THERMAL_CTRL__TS_FILTER_MASK 0x0000000FL
#define CG_MULT_THERMAL_CTRL__UNUSED_MASK 0x000001F0L
#define CG_MULT_THERMAL_CTRL__THERMAL_RANGE_RST_MASK 0x00000200L
#define CG_MULT_THERMAL_CTRL__TEMP_SEL_MASK 0x0FF00000L
//CG_MULT_THERMAL_STATUS
#define CG_MULT_THERMAL_STATUS__ASIC_MAX_TEMP__SHIFT 0x0
#define CG_MULT_THERMAL_STATUS__CTF_TEMP__SHIFT 0x9
#define CG_MULT_THERMAL_STATUS__ASIC_MAX_TEMP_MASK 0x000001FFL
#define CG_MULT_THERMAL_STATUS__CTF_TEMP_MASK 0x0003FE00L
//CG_THERMAL_RANGE
#define CG_THERMAL_RANGE__ASIC_T_MAX__SHIFT 0x0
#define CG_THERMAL_RANGE__ASIC_T_MIN__SHIFT 0x10
#define CG_THERMAL_RANGE__ASIC_T_MAX_MASK 0x000001FFL
#define CG_THERMAL_RANGE__ASIC_T_MIN_MASK 0x01FF0000L
//THM_TMON_CONFIG
#define THM_TMON_CONFIG__NUM_ACQ__SHIFT 0x0
#define THM_TMON_CONFIG__FORCE_MAX_ACQ__SHIFT 0x3
#define THM_TMON_CONFIG__RDI_INTERLEAVE__SHIFT 0x4
#define THM_TMON_CONFIG__CONFIG_SOURCE__SHIFT 0x5
#define THM_TMON_CONFIG__RE_CALIB_EN__SHIFT 0x6
#define THM_TMON_CONFIG__Z__SHIFT 0x15
#define THM_TMON_CONFIG__NUM_ACQ_MASK 0x00000007L
#define THM_TMON_CONFIG__FORCE_MAX_ACQ_MASK 0x00000008L
#define THM_TMON_CONFIG__RDI_INTERLEAVE_MASK 0x00000010L
#define THM_TMON_CONFIG__CONFIG_SOURCE_MASK 0x00000020L
#define THM_TMON_CONFIG__RE_CALIB_EN_MASK 0x00000040L
#define THM_TMON_CONFIG__Z_MASK 0xFFE00000L
//THM_TMON_CONFIG2
#define THM_TMON_CONFIG2__A__SHIFT 0x0
#define THM_TMON_CONFIG2__B__SHIFT 0xc
#define THM_TMON_CONFIG2__C__SHIFT 0x12
#define THM_TMON_CONFIG2__K__SHIFT 0x1d
#define THM_TMON_CONFIG2__A_MASK 0x00000FFFL
#define THM_TMON_CONFIG2__B_MASK 0x0003F000L
#define THM_TMON_CONFIG2__C_MASK 0x1FFC0000L
#define THM_TMON_CONFIG2__K_MASK 0x20000000L
//THM_TMON0_COEFF
#define THM_TMON0_COEFF__C_OFFSET__SHIFT 0x0
#define THM_TMON0_COEFF__D__SHIFT 0xb
#define THM_TMON0_COEFF__C_OFFSET_MASK 0x000007FFL
#define THM_TMON0_COEFF__D_MASK 0x0003F800L
//THM_TCON_LOCAL0
#define THM_TCON_LOCAL0__TMON0_PwrDn_Dis__SHIFT 0x1
#define THM_TCON_LOCAL0__TMON1_PwrDn_Dis__SHIFT 0x2
#define THM_TCON_LOCAL0__TMON0_PwrDn_Dis_MASK 0x00000002L
#define THM_TCON_LOCAL0__TMON1_PwrDn_Dis_MASK 0x00000004L
//THM_TCON_LOCAL1
#define THM_TCON_LOCAL1__Turn_Off_TMON0__SHIFT 0x0
#define THM_TCON_LOCAL1__Turn_Off_TMON1__SHIFT 0x1
#define THM_TCON_LOCAL1__PowerDownTmon0__SHIFT 0x4
#define THM_TCON_LOCAL1__PowerDownTmon1__SHIFT 0x5
#define THM_TCON_LOCAL1__Turn_Off_TMON0_MASK 0x00000001L
#define THM_TCON_LOCAL1__Turn_Off_TMON1_MASK 0x00000002L
#define THM_TCON_LOCAL1__PowerDownTmon0_MASK 0x00000010L
#define THM_TCON_LOCAL1__PowerDownTmon1_MASK 0x00000020L
//THM_TCON_LOCAL2
#define THM_TCON_LOCAL2__TMON_init_delay__SHIFT 0x0
#define THM_TCON_LOCAL2__TMON_pwrup_stagger_time__SHIFT 0x2
#define THM_TCON_LOCAL2__short_stagger_count__SHIFT 0x5
#define THM_TCON_LOCAL2__sbtsi_use_corrected__SHIFT 0x6
#define THM_TCON_LOCAL2__temp_read_skip_scale__SHIFT 0xa
#define THM_TCON_LOCAL2__skip_scale_correction__SHIFT 0xb
#define THM_TCON_LOCAL2__TMON_init_delay_MASK 0x00000003L
#define THM_TCON_LOCAL2__TMON_pwrup_stagger_time_MASK 0x0000000CL
#define THM_TCON_LOCAL2__short_stagger_count_MASK 0x00000020L
#define THM_TCON_LOCAL2__sbtsi_use_corrected_MASK 0x00000040L
#define THM_TCON_LOCAL2__temp_read_skip_scale_MASK 0x00000400L
#define THM_TCON_LOCAL2__skip_scale_correction_MASK 0x00000800L
//THM_TCON_LOCAL3
#define THM_TCON_LOCAL3__Global_TMAX__SHIFT 0x0
#define THM_TCON_LOCAL3__Global_TMAX_MASK 0x000007FFL
//THM_TCON_LOCAL4
#define THM_TCON_LOCAL4__Global_TMAX_ID__SHIFT 0x0
#define THM_TCON_LOCAL4__Global_TMAX_ID_MASK 0x000000FFL
//THM_TCON_LOCAL5
#define THM_TCON_LOCAL5__Global_TMIN__SHIFT 0x0
#define THM_TCON_LOCAL5__Global_TMIN_MASK 0x000007FFL
//THM_TCON_LOCAL6
#define THM_TCON_LOCAL6__Global_TMIN_ID__SHIFT 0x0
#define THM_TCON_LOCAL6__Global_TMIN_ID_MASK 0x000000FFL
//THM_TCON_LOCAL7
#define THM_TCON_LOCAL7__THERMID__SHIFT 0x0
#define THM_TCON_LOCAL7__THERMID_MASK 0x000000FFL
//THM_TCON_LOCAL8
#define THM_TCON_LOCAL8__THERMMAX__SHIFT 0x0
#define THM_TCON_LOCAL8__THERMMAX_MASK 0x000007FFL
//THM_TCON_LOCAL9
#define THM_TCON_LOCAL9__Tj_Max_TMON0__SHIFT 0x0
#define THM_TCON_LOCAL9__Tj_Max_TMON0_MASK 0x000007FFL
//THM_TCON_LOCAL10
#define THM_TCON_LOCAL10__TMON0_Tj_Max_RS_ID__SHIFT 0x0
#define THM_TCON_LOCAL10__TMON0_Tj_Max_RS_ID_MASK 0x000000FFL
//THM_TCON_LOCAL11
#define THM_TCON_LOCAL11__Tj_Max_TMON1__SHIFT 0x0
#define THM_TCON_LOCAL11__Tj_Max_TMON1_MASK 0x000007FFL
//THM_TCON_LOCAL12
#define THM_TCON_LOCAL12__TMON1_Tj_Max_RS_ID__SHIFT 0x0
#define THM_TCON_LOCAL12__TMON1_Tj_Max_RS_ID_MASK 0x000000FFL
//THM_TCON_LOCAL13
#define THM_TCON_LOCAL13__boot_done__SHIFT 0x0
#define THM_TCON_LOCAL13__boot_done_MASK 0x00000001L
//THM_PWRMGT
#define THM_PWRMGT__SBTSI_SBRMI_CLK_GATE_EN__SHIFT 0x0
#define THM_PWRMGT__SBAXI_CLK_GATE_EN__SHIFT 0x1
#define THM_PWRMGT__SB_CLK_GATE_MAX_CNT__SHIFT 0x8
#define THM_PWRMGT__SBTSI_SBRMI_CLK_GATE_EN_MASK 0x00000001L
#define THM_PWRMGT__SBAXI_CLK_GATE_EN_MASK 0x00000002L
#define THM_PWRMGT__SB_CLK_GATE_MAX_CNT_MASK 0x00FFFF00L
//SMUSBI_SBIREGADDR
#define SMUSBI_SBIREGADDR__SBI_REGADDR__SHIFT 0x0
#define SMUSBI_SBIREGADDR__SBI_REGADDR_MASK 0x000007FFL
//SMUSBI_SBIREGDATA
#define SMUSBI_SBIREGDATA__SBI_REGDATA__SHIFT 0x0
#define SMUSBI_SBIREGDATA__SBI_REGDATA_MASK 0xFFFFFFFFL
//SMUSBI_ERRATA_STAT_REG
#define SMUSBI_ERRATA_STAT_REG__ERRATA_STAT_REG__SHIFT 0x0
#define SMUSBI_ERRATA_STAT_REG__ERRATA_STAT_REG_MASK 0xFFFFFFFFL
//SMUSBI_SBICTRL
#define SMUSBI_SBICTRL__CK_SPRSBIWRDONE__SHIFT 0x0
#define SMUSBI_SBICTRL__NB_SBISELECT__SHIFT 0x1
#define SMUSBI_SBICTRL__NB_SBIADDR__SHIFT 0x2
#define SMUSBI_SBICTRL__NB_SBIADDR_OVERRIDE__SHIFT 0x5
#define SMUSBI_SBICTRL__CK_SPRSBIWRDONE_MASK 0x00000001L
#define SMUSBI_SBICTRL__NB_SBISELECT_MASK 0x00000002L
#define SMUSBI_SBICTRL__NB_SBIADDR_MASK 0x0000001CL
#define SMUSBI_SBICTRL__NB_SBIADDR_OVERRIDE_MASK 0x00000020L
//SMUSBI_CKNBIRESET
#define SMUSBI_CKNBIRESET__CKNBIRESET__SHIFT 0x0
#define SMUSBI_CKNBIRESET__CKNBIRESET_MASK 0x00000001L
//SMUSBI_TIMING
#define SMUSBI_TIMING__SETUP_TIME__SHIFT 0x0
#define SMUSBI_TIMING__SETUP_TIME_OVERRIDE__SHIFT 0x8
#define SMUSBI_TIMING__HOLD_TIME__SHIFT 0x10
#define SMUSBI_TIMING__HOLD_TIME_OVERRIDE__SHIFT 0x18
#define SMUSBI_TIMING__SETUP_TIME_MASK 0x0000003FL
#define SMUSBI_TIMING__SETUP_TIME_OVERRIDE_MASK 0x00000100L
#define SMUSBI_TIMING__HOLD_TIME_MASK 0x00FF0000L
#define SMUSBI_TIMING__HOLD_TIME_OVERRIDE_MASK 0x01000000L
//SMUSBI_HS_TIMING
#define SMUSBI_HS_TIMING__HS_SETUP_TIME__SHIFT 0x0
#define SMUSBI_HS_TIMING__HS_SETUP_TIME_OVERRIDE__SHIFT 0x8
#define SMUSBI_HS_TIMING__HS_HOLD_TIME__SHIFT 0x10
#define SMUSBI_HS_TIMING__HS_HOLD_TIME_OVERRIDE__SHIFT 0x18
#define SMUSBI_HS_TIMING__HS_SETUP_TIME_MASK 0x0000003FL
#define SMUSBI_HS_TIMING__HS_SETUP_TIME_OVERRIDE_MASK 0x00000100L
#define SMUSBI_HS_TIMING__HS_HOLD_TIME_MASK 0x00FF0000L
#define SMUSBI_HS_TIMING__HS_HOLD_TIME_OVERRIDE_MASK 0x01000000L
//SBTSI_REMOTE_TEMP
#define SBTSI_REMOTE_TEMP__RemoteTcenSensor__SHIFT 0x0
#define SBTSI_REMOTE_TEMP__RemoteTcenSensorId__SHIFT 0xb
#define SBTSI_REMOTE_TEMP__RemoteTcenSensorValid__SHIFT 0x13
#define SBTSI_REMOTE_TEMP__RemoteTcenSensor_MASK 0x000007FFL
#define SBTSI_REMOTE_TEMP__RemoteTcenSensorId_MASK 0x0007F800L
#define SBTSI_REMOTE_TEMP__RemoteTcenSensorValid_MASK 0x00080000L
//SBRMI_CONTROL
#define SBRMI_CONTROL__READ_CMD_INT_DIS__SHIFT 0x0
#define SBRMI_CONTROL__DPD__SHIFT 0x1
#define SBRMI_CONTROL__DbrdySts__SHIFT 0x2
#define SBRMI_CONTROL__READ_CMD_INT_DIS_MASK 0x00000001L
#define SBRMI_CONTROL__DPD_MASK 0x00000002L
#define SBRMI_CONTROL__DbrdySts_MASK 0x00000004L
//SBRMI_COMMAND
#define SBRMI_COMMAND__Command__SHIFT 0x0
#define SBRMI_COMMAND__WrDataLen__SHIFT 0x8
#define SBRMI_COMMAND__RdDataLen__SHIFT 0x10
#define SBRMI_COMMAND__CommandSent__SHIFT 0x18
#define SBRMI_COMMAND__CommandNotSupported__SHIFT 0x19
#define SBRMI_COMMAND__CommandAborted__SHIFT 0x1a
#define SBRMI_COMMAND__Status__SHIFT 0x1c
#define SBRMI_COMMAND__Command_MASK 0x000000FFL
#define SBRMI_COMMAND__WrDataLen_MASK 0x0000FF00L
#define SBRMI_COMMAND__RdDataLen_MASK 0x00FF0000L
#define SBRMI_COMMAND__CommandSent_MASK 0x01000000L
#define SBRMI_COMMAND__CommandNotSupported_MASK 0x02000000L
#define SBRMI_COMMAND__CommandAborted_MASK 0x04000000L
#define SBRMI_COMMAND__Status_MASK 0xF0000000L
//SBRMI_WRITE_DATA0
#define SBRMI_WRITE_DATA0__WrByte0__SHIFT 0x0
#define SBRMI_WRITE_DATA0__WrByte1__SHIFT 0x8
#define SBRMI_WRITE_DATA0__WrByte2__SHIFT 0x10
#define SBRMI_WRITE_DATA0__WrByte3__SHIFT 0x18
#define SBRMI_WRITE_DATA0__WrByte0_MASK 0x000000FFL
#define SBRMI_WRITE_DATA0__WrByte1_MASK 0x0000FF00L
#define SBRMI_WRITE_DATA0__WrByte2_MASK 0x00FF0000L
#define SBRMI_WRITE_DATA0__WrByte3_MASK 0xFF000000L
//SBRMI_WRITE_DATA1
#define SBRMI_WRITE_DATA1__WrByte4__SHIFT 0x0
#define SBRMI_WRITE_DATA1__WrByte5__SHIFT 0x8
#define SBRMI_WRITE_DATA1__WrByte6__SHIFT 0x10
#define SBRMI_WRITE_DATA1__WrByte7__SHIFT 0x18
#define SBRMI_WRITE_DATA1__WrByte4_MASK 0x000000FFL
#define SBRMI_WRITE_DATA1__WrByte5_MASK 0x0000FF00L
#define SBRMI_WRITE_DATA1__WrByte6_MASK 0x00FF0000L
#define SBRMI_WRITE_DATA1__WrByte7_MASK 0xFF000000L
//SBRMI_WRITE_DATA2
#define SBRMI_WRITE_DATA2__WrByte8__SHIFT 0x0
#define SBRMI_WRITE_DATA2__WrByte9__SHIFT 0x8
#define SBRMI_WRITE_DATA2__WrByte10__SHIFT 0x10
#define SBRMI_WRITE_DATA2__WrByte11__SHIFT 0x18
#define SBRMI_WRITE_DATA2__WrByte8_MASK 0x000000FFL
#define SBRMI_WRITE_DATA2__WrByte9_MASK 0x0000FF00L
#define SBRMI_WRITE_DATA2__WrByte10_MASK 0x00FF0000L
#define SBRMI_WRITE_DATA2__WrByte11_MASK 0xFF000000L
//SBRMI_READ_DATA0
#define SBRMI_READ_DATA0__RdByte0__SHIFT 0x0
#define SBRMI_READ_DATA0__RdByte1__SHIFT 0x8
#define SBRMI_READ_DATA0__RdByte2__SHIFT 0x10
#define SBRMI_READ_DATA0__RdByte3__SHIFT 0x18
#define SBRMI_READ_DATA0__RdByte0_MASK 0x000000FFL
#define SBRMI_READ_DATA0__RdByte1_MASK 0x0000FF00L
#define SBRMI_READ_DATA0__RdByte2_MASK 0x00FF0000L
#define SBRMI_READ_DATA0__RdByte3_MASK 0xFF000000L
//SBRMI_READ_DATA1
#define SBRMI_READ_DATA1__RdByte4__SHIFT 0x0
#define SBRMI_READ_DATA1__RdByte5__SHIFT 0x8
#define SBRMI_READ_DATA1__RdByte6__SHIFT 0x10
#define SBRMI_READ_DATA1__RdByte7__SHIFT 0x18
#define SBRMI_READ_DATA1__RdByte4_MASK 0x000000FFL
#define SBRMI_READ_DATA1__RdByte5_MASK 0x0000FF00L
#define SBRMI_READ_DATA1__RdByte6_MASK 0x00FF0000L
#define SBRMI_READ_DATA1__RdByte7_MASK 0xFF000000L
//SBRMI_CORE_EN_NUMBER
#define SBRMI_CORE_EN_NUMBER__EnabledCoreNum__SHIFT 0x0
#define SBRMI_CORE_EN_NUMBER__EnabledCoreNum_MASK 0x0000007FL
//SBRMI_CORE_EN_STATUS0
#define SBRMI_CORE_EN_STATUS0__CoreEnStat0__SHIFT 0x0
#define SBRMI_CORE_EN_STATUS0__CoreEnStat0_MASK 0xFFFFFFFFL
//SBRMI_CORE_EN_STATUS1
#define SBRMI_CORE_EN_STATUS1__CoreEnStat1__SHIFT 0x0
#define SBRMI_CORE_EN_STATUS1__CoreEnStat1_MASK 0xFFFFFFFFL
//SBRMI_APIC_STATUS0
#define SBRMI_APIC_STATUS0__APICStat0__SHIFT 0x0
#define SBRMI_APIC_STATUS0__APICStat0_MASK 0xFFFFFFFFL
//SBRMI_APIC_STATUS1
#define SBRMI_APIC_STATUS1__APICStat1__SHIFT 0x0
#define SBRMI_APIC_STATUS1__APICStat1_MASK 0xFFFFFFFFL
//SBRMI_MCE_STATUS0
#define SBRMI_MCE_STATUS0__MceStat0__SHIFT 0x0
#define SBRMI_MCE_STATUS0__MceStat0_MASK 0xFFFFFFFFL
//SBRMI_MCE_STATUS1
#define SBRMI_MCE_STATUS1__MceStat1__SHIFT 0x0
#define SBRMI_MCE_STATUS1__MceStat1_MASK 0xFFFFFFFFL
//SMBUS_CNTL0
#define SMBUS_CNTL0__SMB_DEFAULT_SLV_ADDR_OVERRIDE__SHIFT 0x0
#define SMBUS_CNTL0__SMB_DEFAULT_SLV_ADDR__SHIFT 0x1
#define SMBUS_CNTL0__SMB_CPL_DUMMY_BYTE__SHIFT 0x8
#define SMBUS_CNTL0__SMB_NOTIFY_ARP_MAX_TIMES__SHIFT 0x10
#define SMBUS_CNTL0__THM_READY__SHIFT 0x14
#define SMBUS_CNTL0__SMB_DEFAULT_SLV_ADDR_OVERRIDE_MASK 0x00000001L
#define SMBUS_CNTL0__SMB_DEFAULT_SLV_ADDR_MASK 0x000000FEL
#define SMBUS_CNTL0__SMB_CPL_DUMMY_BYTE_MASK 0x0000FF00L
#define SMBUS_CNTL0__SMB_NOTIFY_ARP_MAX_TIMES_MASK 0x00070000L
#define SMBUS_CNTL0__THM_READY_MASK 0x00100000L
//SMBUS_CNTL1
#define SMBUS_CNTL1__SMB_TIMEOUT_EN__SHIFT 0x0
#define SMBUS_CNTL1__SMB_BLK_WR_CMD_EN__SHIFT 0x1
#define SMBUS_CNTL1__SMB_BLK_RD_CMD_EN__SHIFT 0x9
#define SMBUS_CNTL1__SMB_TIMEOUT_EN_MASK 0x00000001L
#define SMBUS_CNTL1__SMB_BLK_WR_CMD_EN_MASK 0x000001FEL
#define SMBUS_CNTL1__SMB_BLK_RD_CMD_EN_MASK 0x0001FE00L
//SMBUS_BLKWR_CMD_CTRL0
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD0__SHIFT 0x0
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD1__SHIFT 0x8
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD2__SHIFT 0x10
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD3__SHIFT 0x18
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD0_MASK 0x000000FFL
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD1_MASK 0x0000FF00L
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD2_MASK 0x00FF0000L
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD3_MASK 0xFF000000L
//SMBUS_BLKWR_CMD_CTRL1
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD4__SHIFT 0x0
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD5__SHIFT 0x8
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD6__SHIFT 0x10
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD7__SHIFT 0x18
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD4_MASK 0x000000FFL
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD5_MASK 0x0000FF00L
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD6_MASK 0x00FF0000L
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD7_MASK 0xFF000000L
//SMBUS_BLKRD_CMD_CTRL0
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD0__SHIFT 0x0
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD1__SHIFT 0x8
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD2__SHIFT 0x10
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD3__SHIFT 0x18
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD0_MASK 0x000000FFL
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD1_MASK 0x0000FF00L
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD2_MASK 0x00FF0000L
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD3_MASK 0xFF000000L
//SMBUS_BLKRD_CMD_CTRL1
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD4__SHIFT 0x0
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD5__SHIFT 0x8
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD6__SHIFT 0x10
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD7__SHIFT 0x18
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD4_MASK 0x000000FFL
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD5_MASK 0x0000FF00L
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD6_MASK 0x00FF0000L
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD7_MASK 0xFF000000L
//SMBUS_TIMING_CNTL0
#define SMBUS_TIMING_CNTL0__SMB_TIMEOUT_MARGIN__SHIFT 0x0
#define SMBUS_TIMING_CNTL0__SMB_FILTER_LEVEL_CONVERT_MARGIN__SHIFT 0x16
#define SMBUS_TIMING_CNTL0__SMB_TIMEOUT_MARGIN_MASK 0x003FFFFFL
#define SMBUS_TIMING_CNTL0__SMB_FILTER_LEVEL_CONVERT_MARGIN_MASK 0x3FC00000L
//SMBUS_TIMING_CNTL1
#define SMBUS_TIMING_CNTL1__SMB_DAT_SETUP_TIME_MARGIN__SHIFT 0x0
#define SMBUS_TIMING_CNTL1__SMB_DAT_HOLD_TIME_MARGIN__SHIFT 0x5
#define SMBUS_TIMING_CNTL1__SMB_START_AND_STOP_TIMING_MARGIN__SHIFT 0xb
#define SMBUS_TIMING_CNTL1__SMB_BUS_FREE_MARGIN__SHIFT 0x14
#define SMBUS_TIMING_CNTL1__SMB_DAT_SETUP_TIME_MARGIN_MASK 0x0000001FL
#define SMBUS_TIMING_CNTL1__SMB_DAT_HOLD_TIME_MARGIN_MASK 0x000007E0L
#define SMBUS_TIMING_CNTL1__SMB_START_AND_STOP_TIMING_MARGIN_MASK 0x000FF800L
#define SMBUS_TIMING_CNTL1__SMB_BUS_FREE_MARGIN_MASK 0x3FF00000L
//SMBUS_TIMING_CNTL2
#define SMBUS_TIMING_CNTL2__SMB_SMBCLK_HIGHMAX_MARGIN__SHIFT 0x0
#define SMBUS_TIMING_CNTL2__SMBCLK_LEVEL_CTRL_MARGIN__SHIFT 0xd
#define SMBUS_TIMING_CNTL2__SMB_SMBCLK_HIGHMAX_MARGIN_MASK 0x00001FFFL
#define SMBUS_TIMING_CNTL2__SMBCLK_LEVEL_CTRL_MARGIN_MASK 0x07FFE000L
//SMBUS_TRIGGER_CNTL
#define SMBUS_TRIGGER_CNTL__SMB_SOFT_RESET_TRIGGER__SHIFT 0x0
#define SMBUS_TRIGGER_CNTL__SMB_NOTIFY_ARP_TRIGGER__SHIFT 0x8
#define SMBUS_TRIGGER_CNTL__SMB_SOFT_RESET_TRIGGER_MASK 0x00000001L
#define SMBUS_TRIGGER_CNTL__SMB_NOTIFY_ARP_TRIGGER_MASK 0x00000100L
//SMBUS_UDID_CNTL0
#define SMBUS_UDID_CNTL0__SMB_PRBS_INI_SEED__SHIFT 0x0
#define SMBUS_UDID_CNTL0__SMB_SRST_REGEN_UDID_EN__SHIFT 0x1f
#define SMBUS_UDID_CNTL0__SMB_PRBS_INI_SEED_MASK 0x7FFFFFFFL
#define SMBUS_UDID_CNTL0__SMB_SRST_REGEN_UDID_EN_MASK 0x80000000L
//SMBUS_UDID_CNTL1
#define SMBUS_UDID_CNTL1__SMB_UDID_31_0__SHIFT 0x0
#define SMBUS_UDID_CNTL1__SMB_UDID_31_0_MASK 0xFFFFFFFFL
//SMBUS_UDID_CNTL2
#define SMBUS_UDID_CNTL2__PEC_SUPPORTED__SHIFT 0x0
#define SMBUS_UDID_CNTL2__UDID_VERSION__SHIFT 0x1
#define SMBUS_UDID_CNTL2__SMBUS_VERSION__SHIFT 0x4
#define SMBUS_UDID_CNTL2__OEM__SHIFT 0x8
#define SMBUS_UDID_CNTL2__ASF__SHIFT 0x9
#define SMBUS_UDID_CNTL2__IPMI__SHIFT 0xa
#define SMBUS_UDID_CNTL2__PEC_SUPPORTED_MASK 0x00000001L
#define SMBUS_UDID_CNTL2__UDID_VERSION_MASK 0x0000000EL
#define SMBUS_UDID_CNTL2__SMBUS_VERSION_MASK 0x000000F0L
#define SMBUS_UDID_CNTL2__OEM_MASK 0x00000100L
#define SMBUS_UDID_CNTL2__ASF_MASK 0x00000200L
#define SMBUS_UDID_CNTL2__IPMI_MASK 0x00000400L
//SMUSBI_SMBUS
#define SMUSBI_SMBUS__Spare0__SHIFT 0x0
#define SMUSBI_SMBUS__Spare1__SHIFT 0x1
#define SMUSBI_SMBUS__ResBiasEn__SHIFT 0x2
#define SMUSBI_SMBUS__CompSel__SHIFT 0x3
#define SMUSBI_SMBUS__NG__SHIFT 0x4
#define SMUSBI_SMBUS__I2cRxSel__SHIFT 0x8
#define SMUSBI_SMBUS__PdEn0__SHIFT 0xa
#define SMUSBI_SMBUS__PdEn1__SHIFT 0xb
#define SMUSBI_SMBUS__FallSlewSel__SHIFT 0xc
#define SMUSBI_SMBUS__Slewn__SHIFT 0xe
#define SMUSBI_SMBUS__SpikeRcEn__SHIFT 0xf
#define SMUSBI_SMBUS__SpikeRcSel__SHIFT 0x10
#define SMUSBI_SMBUS__CSel0p9__SHIFT 0x11
#define SMUSBI_SMBUS__CSel1p1__SHIFT 0x12
#define SMUSBI_SMBUS__RSel0p9__SHIFT 0x13
#define SMUSBI_SMBUS__RSel1p1__SHIFT 0x14
#define SMUSBI_SMBUS__BiasCrtEn__SHIFT 0x15
#define SMUSBI_SMBUS__DI2C0__SHIFT 0x16
#define SMUSBI_SMBUS__DI2C1__SHIFT 0x17
#define SMUSBI_SMBUS__DI2C0_OVERRIDE__SHIFT 0x18
#define SMUSBI_SMBUS__DI2C1_OVERRIDE__SHIFT 0x19
#define SMUSBI_SMBUS__Y0__SHIFT 0x1e
#define SMUSBI_SMBUS__Y1__SHIFT 0x1f
#define SMUSBI_SMBUS__Spare0_MASK 0x00000001L
#define SMUSBI_SMBUS__Spare1_MASK 0x00000002L
#define SMUSBI_SMBUS__ResBiasEn_MASK 0x00000004L
#define SMUSBI_SMBUS__CompSel_MASK 0x00000008L
#define SMUSBI_SMBUS__NG_MASK 0x000000F0L
#define SMUSBI_SMBUS__I2cRxSel_MASK 0x00000300L
#define SMUSBI_SMBUS__PdEn0_MASK 0x00000400L
#define SMUSBI_SMBUS__PdEn1_MASK 0x00000800L
#define SMUSBI_SMBUS__FallSlewSel_MASK 0x00003000L
#define SMUSBI_SMBUS__Slewn_MASK 0x00004000L
#define SMUSBI_SMBUS__SpikeRcEn_MASK 0x00008000L
#define SMUSBI_SMBUS__SpikeRcSel_MASK 0x00010000L
#define SMUSBI_SMBUS__CSel0p9_MASK 0x00020000L
#define SMUSBI_SMBUS__CSel1p1_MASK 0x00040000L
#define SMUSBI_SMBUS__RSel0p9_MASK 0x00080000L
#define SMUSBI_SMBUS__RSel1p1_MASK 0x00100000L
#define SMUSBI_SMBUS__BiasCrtEn_MASK 0x00200000L
#define SMUSBI_SMBUS__DI2C0_MASK 0x00400000L
#define SMUSBI_SMBUS__DI2C1_MASK 0x00800000L
#define SMUSBI_SMBUS__DI2C0_OVERRIDE_MASK 0x01000000L
#define SMUSBI_SMBUS__DI2C1_OVERRIDE_MASK 0x02000000L
#define SMUSBI_SMBUS__Y0_MASK 0x40000000L
#define SMUSBI_SMBUS__Y1_MASK 0x80000000L
//SMUSBI_ALERT
#define SMUSBI_ALERT__TXIMPSEL__SHIFT 0x0
#define SMUSBI_ALERT__PD__SHIFT 0x1
#define SMUSBI_ALERT__PU__SHIFT 0x2
#define SMUSBI_ALERT__SCHMEN__SHIFT 0x3
#define SMUSBI_ALERT__S0__SHIFT 0x4
#define SMUSBI_ALERT__S1__SHIFT 0x5
#define SMUSBI_ALERT__RXEN__SHIFT 0x6
#define SMUSBI_ALERT__RXSEL0__SHIFT 0x7
#define SMUSBI_ALERT__RXSEL1__SHIFT 0x8
#define SMUSBI_ALERT__OE_OVERRIDE__SHIFT 0x10
#define SMUSBI_ALERT__OE__SHIFT 0x11
#define SMUSBI_ALERT__A_OVERRIDE__SHIFT 0x12
#define SMUSBI_ALERT__A__SHIFT 0x13
#define SMUSBI_ALERT__Y__SHIFT 0x1f
#define SMUSBI_ALERT__TXIMPSEL_MASK 0x00000001L
#define SMUSBI_ALERT__PD_MASK 0x00000002L
#define SMUSBI_ALERT__PU_MASK 0x00000004L
#define SMUSBI_ALERT__SCHMEN_MASK 0x00000008L
#define SMUSBI_ALERT__S0_MASK 0x00000010L
#define SMUSBI_ALERT__S1_MASK 0x00000020L
#define SMUSBI_ALERT__RXEN_MASK 0x00000040L
#define SMUSBI_ALERT__RXSEL0_MASK 0x00000080L
#define SMUSBI_ALERT__RXSEL1_MASK 0x00000100L
#define SMUSBI_ALERT__OE_OVERRIDE_MASK 0x00010000L
#define SMUSBI_ALERT__OE_MASK 0x00020000L
#define SMUSBI_ALERT__A_OVERRIDE_MASK 0x00040000L
#define SMUSBI_ALERT__A_MASK 0x00080000L
#define SMUSBI_ALERT__Y_MASK 0x80000000L
//THM_TMON0_REMOTE_START
#define THM_TMON0_REMOTE_START__DATA__SHIFT 0x0
#define THM_TMON0_REMOTE_START__DATA_MASK 0xFFFFFFFFL
//THM_TMON0_REMOTE_END
#define THM_TMON0_REMOTE_END__DATA__SHIFT 0x0
#define THM_TMON0_REMOTE_END__DATA_MASK 0xFFFFFFFFL
//THM_TMON1_REMOTE_START
#define THM_TMON1_REMOTE_START__DATA__SHIFT 0x0
#define THM_TMON1_REMOTE_START__DATA_MASK 0xFFFFFFFFL
//THM_TMON1_REMOTE_END
#define THM_TMON1_REMOTE_END__DATA__SHIFT 0x0
#define THM_TMON1_REMOTE_END__DATA_MASK 0xFFFFFFFFL
//THM_TMON2_REMOTE_START
#define THM_TMON2_REMOTE_START__DATA__SHIFT 0x0
#define THM_TMON2_REMOTE_START__DATA_MASK 0xFFFFFFFFL
//THM_TMON2_REMOTE_END
#define THM_TMON2_REMOTE_END__DATA__SHIFT 0x0
#define THM_TMON2_REMOTE_END__DATA_MASK 0xFFFFFFFFL
//THM_TMON3_REMOTE_START
#define THM_TMON3_REMOTE_START__DATA__SHIFT 0x0
#define THM_TMON3_REMOTE_START__DATA_MASK 0xFFFFFFFFL
//THM_TMON3_REMOTE_END
#define THM_TMON3_REMOTE_END__DATA__SHIFT 0x0
#define THM_TMON3_REMOTE_END__DATA_MASK 0xFFFFFFFFL
#endif
Markdown is supported
0% 或 .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑！
想要评论请 注册 或