Skip to content

cloud-kernel
cloud-kernel

openanolis / cloud-kernel
大约 1 年 前同步成功

通知 158
Star 36
Fork 7
cloud-kernel
cloud-kernel

体验新版 GitCode，发现更多精彩内容 >>

提交 b35a28af 编写于 作者: M Mark Brown
浏览文件
操作

ASoC: Add initial WM8955 CODEC driver 

The WM8955 is a low power, high quality stereo DAC with integrated
headphone and loudspeaker amplifiers, designed to reduce external
component requirements in portable digital audio applications. This is
an initial driver implementing support for the majority of the
functionality in the device, currently OUT3 is not supported.
Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com>
Acked-by: NLiam Girdwood <lrg@slimlogic.co.uk>
上级 c2151433
隐藏空白更改
内联 并排
Showing with 1672 addition and 0 deletion
include/sound/wm8955.h 0 → 100644
浏览文件 @ b35a28af
/*
* Platform data for WM8955
*
* Copyright 2009 Wolfson Microelectronics PLC.
*
* Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the
* Free Software Foundation; either version 2 of the License, or (at your
* option) any later version.
*
*/
#ifndef __WM8955_PDATA_H__
#define __WM8955_PDATA_H__
struct wm8955_pdata {
/* Configure LOUT2/ROUT2 to drive a speaker */
unsigned int out2_speaker:1;
/* Configure MONOIN+/- in differential mode */
unsigned int monoin_diff:1;
};
#endif
sound/soc/codecs/Kconfig
浏览文件 @ b35a28af
......@@ -52,6 +52,7 @@ config SND_SOC_ALL_CODECS
select SND_SOC_WM8903 if I2C
select SND_SOC_WM8904 if I2C
select SND_SOC_WM8940 if I2C
select SND_SOC_WM8955 if I2C
select SND_SOC_WM8960 if I2C
select SND_SOC_WM8961 if I2C
select SND_SOC_WM8971 if I2C
......@@ -214,6 +215,9 @@ config SND_SOC_WM8904
config SND_SOC_WM8940
tristate
config SND_SOC_WM8955
tristate
config SND_SOC_WM8960
tristate
......
sound/soc/codecs/Makefile
浏览文件 @ b35a28af
......@@ -39,6 +39,7 @@ snd-soc-wm8900-objs := wm8900.o
snd-soc-wm8903-objs := wm8903.o
snd-soc-wm8904-objs := wm8904.o
snd-soc-wm8940-objs := wm8940.o
snd-soc-wm8955-objs := wm8955.o
snd-soc-wm8960-objs := wm8960.o
snd-soc-wm8961-objs := wm8961.o
snd-soc-wm8971-objs := wm8971.o
......@@ -97,6 +98,7 @@ obj-$(CONFIG_SND_SOC_WM8900) += snd-soc-wm8900.o
obj-$(CONFIG_SND_SOC_WM8903) += snd-soc-wm8903.o
obj-$(CONFIG_SND_SOC_WM8904) += snd-soc-wm8904.o
obj-$(CONFIG_SND_SOC_WM8940) += snd-soc-wm8940.o
obj-$(CONFIG_SND_SOC_WM8955) += snd-soc-wm8955.o
obj-$(CONFIG_SND_SOC_WM8960) += snd-soc-wm8960.o
obj-$(CONFIG_SND_SOC_WM8961) += snd-soc-wm8961.o
obj-$(CONFIG_SND_SOC_WM8971) += snd-soc-wm8971.o
......
sound/soc/codecs/wm8955.c 0 → 100644
浏览文件 @ b35a28af
/*
* wm8955.c -- WM8955 ALSA SoC Audio driver
*
* Copyright 2009 Wolfson Microelectronics plc
*
* Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/init.h>
#include <linux/delay.h>
#include <linux/pm.h>
#include <linux/i2c.h>
#include <linux/platform_device.h>
#include <linux/regulator/consumer.h>
#include <sound/core.h>
#include <sound/pcm.h>
#include <sound/pcm_params.h>
#include <sound/soc.h>
#include <sound/soc-dapm.h>
#include <sound/initval.h>
#include <sound/tlv.h>
#include <sound/wm8955.h>
#include "wm8955.h"
static struct snd_soc_codec *wm8955_codec;
struct snd_soc_codec_device soc_codec_dev_wm8955;
#define WM8955_NUM_SUPPLIES 4
static const char *wm8955_supply_names[WM8955_NUM_SUPPLIES] = {
"DCVDD",
"DBVDD",
"HPVDD",
"AVDD",
};
/* codec private data */
struct wm8955_priv {
struct snd_soc_codec codec;
u16 reg_cache[WM8955_MAX_REGISTER + 1];
unsigned int mclk_rate;
int deemph;
int fs;
struct regulator_bulk_data supplies[WM8955_NUM_SUPPLIES];
struct wm8955_pdata *pdata;
};
static const u16 wm8955_reg[WM8955_MAX_REGISTER + 1] = {
0x0000, /* R0 */
0x0000, /* R1 */
0x0079, /* R2 - LOUT1 volume */
0x0079, /* R3 - ROUT1 volume */
0x0000, /* R4 */
0x0008, /* R5 - DAC Control */
0x0000, /* R6 */
0x000A, /* R7 - Audio Interface */
0x0000, /* R8 - Sample Rate */
0x0000, /* R9 */
0x00FF, /* R10 - Left DAC volume */
0x00FF, /* R11 - Right DAC volume */
0x000F, /* R12 - Bass control */
0x000F, /* R13 - Treble control */
0x0000, /* R14 */
0x0000, /* R15 - Reset */
0x0000, /* R16 */
0x0000, /* R17 */
0x0000, /* R18 */
0x0000, /* R19 */
0x0000, /* R20 */
0x0000, /* R21 */
0x0000, /* R22 */
0x00C1, /* R23 - Additional control (1) */
0x0000, /* R24 - Additional control (2) */
0x0000, /* R25 - Power Management (1) */
0x0000, /* R26 - Power Management (2) */
0x0000, /* R27 - Additional Control (3) */
0x0000, /* R28 */
0x0000, /* R29 */
0x0000, /* R30 */
0x0000, /* R31 */
0x0000, /* R32 */
0x0000, /* R33 */
0x0050, /* R34 - Left out Mix (1) */
0x0050, /* R35 - Left out Mix (2) */
0x0050, /* R36 - Right out Mix (1) */
0x0050, /* R37 - Right Out Mix (2) */
0x0050, /* R38 - Mono out Mix (1) */
0x0050, /* R39 - Mono out Mix (2) */
0x0079, /* R40 - LOUT2 volume */
0x0079, /* R41 - ROUT2 volume */
0x0079, /* R42 - MONOOUT volume */
0x0000, /* R43 - Clocking / PLL */
0x0103, /* R44 - PLL Control 1 */
0x0024, /* R45 - PLL Control 2 */
0x01BA, /* R46 - PLL Control 3 */
0x0000, /* R47 */
0x0000, /* R48 */
0x0000, /* R49 */
0x0000, /* R50 */
0x0000, /* R51 */
0x0000, /* R52 */
0x0000, /* R53 */
0x0000, /* R54 */
0x0000, /* R55 */
0x0000, /* R56 */
0x0000, /* R57 */
0x0000, /* R58 */
0x0000, /* R59 - PLL Control 4 */
};
static int wm8955_reset(struct snd_soc_codec *codec)
{
return snd_soc_write(codec, WM8955_RESET, 0);
}
struct pll_factors {
int n;
int k;
int outdiv;
};
/* The size in bits of the FLL divide multiplied by 10
* to allow rounding later */
#define FIXED_FLL_SIZE ((1 << 22) * 10)
static int wm8995_pll_factors(struct device *dev,
int Fref, int Fout, struct pll_factors *pll)
{
u64 Kpart;
unsigned int K, Ndiv, Nmod, target;
dev_dbg(dev, "Fref=%u Fout=%u\n", Fref, Fout);
/* The oscilator should run at should be 90-100MHz, and
* there's a divide by 4 plus an optional divide by 2 in the
* output path to generate the system clock. The clock table
* is sortd so we should always generate a suitable target. */
target = Fout * 4;
if (target < 90000000) {
pll->outdiv = 1;
target *= 2;
} else {
pll->outdiv = 0;
}
WARN_ON(target < 90000000 || target > 100000000);
dev_dbg(dev, "Fvco=%dHz\n", target);
/* Now, calculate N.K */
Ndiv = target / Fref;
pll->n = Ndiv;
Nmod = target % Fref;
dev_dbg(dev, "Nmod=%d\n", Nmod);
/* Calculate fractional part - scale up so we can round. */
Kpart = FIXED_FLL_SIZE * (long long)Nmod;
do_div(Kpart, Fref);
K = Kpart & 0xFFFFFFFF;
if ((K % 10) >= 5)
K += 5;
/* Move down to proper range now rounding is done */
pll->k = K / 10;
dev_dbg(dev, "N=%x K=%x OUTDIV=%x\n", pll->n, pll->k, pll->outdiv);
return 0;
}
/* Lookup table specifiying SRATE (table 25 in datasheet); some of the
* output frequencies have been rounded to the standard frequencies
* they are intended to match where the error is slight. */
static struct {
int mclk;
int fs;
int usb;
int sr;
} clock_cfgs[] = {
{ 18432000, 8000, 0, 3, },
{ 18432000, 12000, 0, 9, },
{ 18432000, 16000, 0, 11, },
{ 18432000, 24000, 0, 29, },
{ 18432000, 32000, 0, 13, },
{ 18432000, 48000, 0, 1, },
{ 18432000, 96000, 0, 15, },
{ 16934400, 8018, 0, 19, },
{ 16934400, 11025, 0, 25, },
{ 16934400, 22050, 0, 27, },
{ 16934400, 44100, 0, 17, },
{ 16934400, 88200, 0, 31, },
{ 12000000, 8000, 1, 2, },
{ 12000000, 11025, 1, 25, },
{ 12000000, 12000, 1, 8, },
{ 12000000, 16000, 1, 10, },
{ 12000000, 22050, 1, 27, },
{ 12000000, 24000, 1, 28, },
{ 12000000, 32000, 1, 12, },
{ 12000000, 44100, 1, 17, },
{ 12000000, 48000, 1, 0, },
{ 12000000, 88200, 1, 31, },
{ 12000000, 96000, 1, 14, },
{ 12288000, 8000, 0, 2, },
{ 12288000, 12000, 0, 8, },
{ 12288000, 16000, 0, 10, },
{ 12288000, 24000, 0, 28, },
{ 12288000, 32000, 0, 12, },
{ 12288000, 48000, 0, 0, },
{ 12288000, 96000, 0, 14, },
{ 12289600, 8018, 0, 18, },
{ 12289600, 11025, 0, 24, },
{ 12289600, 22050, 0, 26, },
{ 11289600, 44100, 0, 16, },
{ 11289600, 88200, 0, 31, },
};
static int wm8955_configure_clocking(struct snd_soc_codec *codec)
{
struct wm8955_priv *wm8955 = codec->private_data;
int i, ret, val;
int clocking = 0;
int srate = 0;
int sr = -1;
struct pll_factors pll;
/* If we're not running a sample rate currently just pick one */
if (wm8955->fs == 0)
wm8955->fs = 8000;
/* Can we generate an exact output? */
for (i = 0; i < ARRAY_SIZE(clock_cfgs); i++) {
if (wm8955->fs != clock_cfgs[i].fs)
continue;
sr = i;
if (wm8955->mclk_rate == clock_cfgs[i].mclk)
break;
}
/* We should never get here with an unsupported sample rate */
if (sr == -1) {
dev_err(codec->dev, "Sample rate %dHz unsupported\n",
wm8955->fs);
WARN_ON(sr == -1);
return -EINVAL;
}
if (i == ARRAY_SIZE(clock_cfgs)) {
/* If we can't generate the right clock from MCLK then
* we should configure the PLL to supply us with an
* appropriate clock.
*/
clocking |= WM8955_MCLKSEL;
/* Use the last divider configuration we saw for the
* sample rate. */
ret = wm8995_pll_factors(codec->dev, wm8955->mclk_rate,
clock_cfgs[sr].mclk, &pll);
if (ret != 0) {
dev_err(codec->dev,
"Unable to generate %dHz from %dHz MCLK\n",
wm8955->fs, wm8955->mclk_rate);
return -EINVAL;
}
snd_soc_update_bits(codec, WM8955_PLL_CONTROL_1,
WM8955_N_MASK | WM8955_K_21_18_MASK,
(pll.n << WM8955_N_SHIFT) |
pll.k >> 18);
snd_soc_update_bits(codec, WM8955_PLL_CONTROL_2,
WM8955_K_17_9_MASK,
(pll.k >> 9) & WM8955_K_17_9_MASK);
snd_soc_update_bits(codec, WM8955_PLL_CONTROL_2,
WM8955_K_8_0_MASK,
pll.k & WM8955_K_8_0_MASK);
if (pll.k)
snd_soc_update_bits(codec, WM8955_PLL_CONTROL_4,
WM8955_KEN, WM8955_KEN);
else
snd_soc_update_bits(codec, WM8955_PLL_CONTROL_4,
WM8955_KEN, 0);
if (pll.outdiv)
val = WM8955_PLL_RB | WM8955_PLLOUTDIV2;
else
val = WM8955_PLL_RB;
/* Now start the PLL running */
snd_soc_update_bits(codec, WM8955_CLOCKING_PLL,
WM8955_PLL_RB | WM8955_PLLOUTDIV2, val);
snd_soc_update_bits(codec, WM8955_CLOCKING_PLL,
WM8955_PLLEN, WM8955_PLLEN);
}
srate = clock_cfgs[sr].usb | (clock_cfgs[sr].sr << WM8955_SR_SHIFT);
snd_soc_update_bits(codec, WM8955_SAMPLE_RATE,
WM8955_USB | WM8955_SR_MASK, srate);
snd_soc_update_bits(codec, WM8955_CLOCKING_PLL,
WM8955_MCLKSEL, clocking);
return 0;
}
static int wm8955_sysclk(struct snd_soc_dapm_widget *w,
struct snd_kcontrol *kcontrol, int event)
{
struct snd_soc_codec *codec = w->codec;
int ret = 0;
/* Always disable the clocks - if we're doing reconfiguration this
* avoids misclocking.
*/
snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1,
WM8955_DIGENB, 0);
snd_soc_update_bits(codec, WM8955_CLOCKING_PLL,
WM8955_PLL_RB | WM8955_PLLEN, 0);
switch (event) {
case SND_SOC_DAPM_POST_PMD:
break;
case SND_SOC_DAPM_PRE_PMU:
ret = wm8955_configure_clocking(codec);
break;
default:
ret = -EINVAL;
break;
}
return ret;
}
static int deemph_settings[] = { 0, 32000, 44100, 48000 };
static int wm8955_set_deemph(struct snd_soc_codec *codec)
{
struct wm8955_priv *wm8955 = codec->private_data;
int val, i, best;
/* If we're using deemphasis select the nearest available sample
* rate.
*/
if (wm8955->deemph) {
best = 1;
for (i = 2; i < ARRAY_SIZE(deemph_settings); i++) {
if (abs(deemph_settings[i] - wm8955->fs) <
abs(deemph_settings[best] - wm8955->fs))
best = i;
}
val = best << WM8955_DEEMPH_SHIFT;
} else {
val = 0;
}
dev_dbg(codec->dev, "Set deemphasis %d\n", val);
return snd_soc_update_bits(codec, WM8955_DAC_CONTROL,
WM8955_DEEMPH_MASK, val);
}
static int wm8955_get_deemph(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
struct wm8955_priv *wm8955 = codec->private_data;
return wm8955->deemph;
}
static int wm8955_put_deemph(struct snd_kcontrol *kcontrol,
struct snd_ctl_elem_value *ucontrol)
{
struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
struct wm8955_priv *wm8955 = codec->private_data;
int deemph = ucontrol->value.enumerated.item[0];
if (deemph > 1)
return -EINVAL;
wm8955->deemph = deemph;
return wm8955_set_deemph(codec);
}
static const char *bass_mode_text[] = {
"Linear", "Adaptive",
};
static const struct soc_enum bass_mode =
SOC_ENUM_SINGLE(WM8955_BASS_CONTROL, 7, 2, bass_mode_text);
static const char *bass_cutoff_text[] = {
"Low", "High"
};
static const struct soc_enum bass_cutoff =
SOC_ENUM_SINGLE(WM8955_BASS_CONTROL, 6, 2, bass_cutoff_text);
static const char *treble_cutoff_text[] = {
"High", "Low"
};
static const struct soc_enum treble_cutoff =
SOC_ENUM_SINGLE(WM8955_TREBLE_CONTROL, 6, 2, treble_cutoff_text);
static const DECLARE_TLV_DB_SCALE(digital_tlv, -12750, 50, 1);
static const DECLARE_TLV_DB_SCALE(atten_tlv, -600, 600, 0);
static const DECLARE_TLV_DB_SCALE(bypass_tlv, -1500, 300, 0);
static const DECLARE_TLV_DB_SCALE(mono_tlv, -2100, 300, 0);
static const DECLARE_TLV_DB_SCALE(out_tlv, -12100, 100, 1);
static const DECLARE_TLV_DB_SCALE(treble_tlv, -1200, 150, 1);
static const struct snd_kcontrol_new wm8955_snd_controls[] = {
SOC_DOUBLE_R_TLV("Digital Playback Volume", WM8955_LEFT_DAC_VOLUME,
WM8955_RIGHT_DAC_VOLUME, 0, 255, 0, digital_tlv),
SOC_SINGLE_TLV("Playback Attenuation Volume", WM8955_DAC_CONTROL, 7, 1, 1,
atten_tlv),
SOC_SINGLE_BOOL_EXT("DAC Deemphasis Switch", 0,
wm8955_get_deemph, wm8955_put_deemph),
SOC_ENUM("Bass Mode", bass_mode),
SOC_ENUM("Bass Cutoff", bass_cutoff),
SOC_SINGLE("Bass Volume", WM8955_BASS_CONTROL, 0, 15, 1),
SOC_ENUM("Treble Cutoff", treble_cutoff),
SOC_SINGLE_TLV("Treble Volume", WM8955_TREBLE_CONTROL, 0, 14, 1, treble_tlv),
SOC_SINGLE_TLV("Left Bypass Volume", WM8955_LEFT_OUT_MIX_1, 4, 7, 1,
bypass_tlv),
SOC_SINGLE_TLV("Left Mono Volume", WM8955_LEFT_OUT_MIX_2, 4, 7, 1,
bypass_tlv),
SOC_SINGLE_TLV("Right Mono Volume", WM8955_RIGHT_OUT_MIX_1, 4, 7, 1,
bypass_tlv),
SOC_SINGLE_TLV("Right Bypass Volume", WM8955_RIGHT_OUT_MIX_2, 4, 7, 1,
bypass_tlv),
/* Not a stereo pair so they line up with the DAPM switches */
SOC_SINGLE_TLV("Mono Left Bypass Volume", WM8955_MONO_OUT_MIX_1, 4, 7, 1,
mono_tlv),
SOC_SINGLE_TLV("Mono Right Bypass Volume", WM8955_MONO_OUT_MIX_2, 4, 7, 1,
mono_tlv),
SOC_DOUBLE_R_TLV("Headphone Volume", WM8955_LOUT1_VOLUME,
WM8955_ROUT1_VOLUME, 0, 127, 0, out_tlv),
SOC_DOUBLE_R("Headphone ZC Switch", WM8955_LOUT1_VOLUME,
WM8955_ROUT1_VOLUME, 7, 1, 0),
SOC_DOUBLE_R_TLV("Speaker Volume", WM8955_LOUT2_VOLUME,
WM8955_ROUT2_VOLUME, 0, 127, 0, out_tlv),
SOC_DOUBLE_R("Speaker ZC Switch", WM8955_LOUT2_VOLUME,
WM8955_ROUT2_VOLUME, 7, 1, 0),
SOC_SINGLE_TLV("Mono Volume", WM8955_MONOOUT_VOLUME, 0, 127, 0, out_tlv),
SOC_SINGLE("Mono ZC Switch", WM8955_MONOOUT_VOLUME, 7, 1, 0),
};
static const struct snd_kcontrol_new lmixer[] = {
SOC_DAPM_SINGLE("Playback Switch", WM8955_LEFT_OUT_MIX_1, 8, 1, 0),
SOC_DAPM_SINGLE("Bypass Switch", WM8955_LEFT_OUT_MIX_1, 7, 1, 0),
SOC_DAPM_SINGLE("Right Playback Switch", WM8955_LEFT_OUT_MIX_2, 8, 1, 0),
SOC_DAPM_SINGLE("Mono Switch", WM8955_LEFT_OUT_MIX_2, 7, 1, 0),
};
static const struct snd_kcontrol_new rmixer[] = {
SOC_DAPM_SINGLE("Left Playback Switch", WM8955_RIGHT_OUT_MIX_1, 8, 1, 0),
SOC_DAPM_SINGLE("Mono Switch", WM8955_RIGHT_OUT_MIX_1, 7, 1, 0),
SOC_DAPM_SINGLE("Playback Switch", WM8955_RIGHT_OUT_MIX_2, 8, 1, 0),
SOC_DAPM_SINGLE("Bypass Switch", WM8955_RIGHT_OUT_MIX_2, 7, 1, 0),
};
static const struct snd_kcontrol_new mmixer[] = {
SOC_DAPM_SINGLE("Left Playback Switch", WM8955_MONO_OUT_MIX_1, 8, 1, 0),
SOC_DAPM_SINGLE("Left Bypass Switch", WM8955_MONO_OUT_MIX_1, 7, 1, 0),
SOC_DAPM_SINGLE("Right Playback Switch", WM8955_MONO_OUT_MIX_2, 8, 1, 0),
SOC_DAPM_SINGLE("Right Bypass Switch", WM8955_MONO_OUT_MIX_2, 7, 1, 0),
};
static const struct snd_soc_dapm_widget wm8955_dapm_widgets[] = {
SND_SOC_DAPM_INPUT("MONOIN-"),
SND_SOC_DAPM_INPUT("MONOIN+"),
SND_SOC_DAPM_INPUT("LINEINR"),
SND_SOC_DAPM_INPUT("LINEINL"),
SND_SOC_DAPM_PGA("Mono Input", SND_SOC_NOPM, 0, 0, NULL, 0),
SND_SOC_DAPM_SUPPLY("SYSCLK", WM8955_POWER_MANAGEMENT_1, 0, 1, wm8955_sysclk,
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
SND_SOC_DAPM_SUPPLY("TSDEN", WM8955_ADDITIONAL_CONTROL_1, 8, 0, NULL, 0),
SND_SOC_DAPM_DAC("DACL", "Playback", WM8955_POWER_MANAGEMENT_2, 8, 0),
SND_SOC_DAPM_DAC("DACR", "Playback", WM8955_POWER_MANAGEMENT_2, 7, 0),
SND_SOC_DAPM_PGA("LOUT1 PGA", WM8955_POWER_MANAGEMENT_2, 6, 0, NULL, 0),
SND_SOC_DAPM_PGA("ROUT1 PGA", WM8955_POWER_MANAGEMENT_2, 5, 0, NULL, 0),
SND_SOC_DAPM_PGA("LOUT2 PGA", WM8955_POWER_MANAGEMENT_2, 4, 0, NULL, 0),
SND_SOC_DAPM_PGA("ROUT2 PGA", WM8955_POWER_MANAGEMENT_2, 3, 0, NULL, 0),
SND_SOC_DAPM_PGA("MOUT PGA", WM8955_POWER_MANAGEMENT_2, 2, 0, NULL, 0),
SND_SOC_DAPM_PGA("OUT3 PGA", WM8955_POWER_MANAGEMENT_2, 1, 0, NULL, 0),
/* The names are chosen to make the control names nice */
SND_SOC_DAPM_MIXER("Left", SND_SOC_NOPM, 0, 0,
lmixer, ARRAY_SIZE(lmixer)),
SND_SOC_DAPM_MIXER("Right", SND_SOC_NOPM, 0, 0,
rmixer, ARRAY_SIZE(rmixer)),
SND_SOC_DAPM_MIXER("Mono", SND_SOC_NOPM, 0, 0,
mmixer, ARRAY_SIZE(mmixer)),
SND_SOC_DAPM_OUTPUT("LOUT1"),
SND_SOC_DAPM_OUTPUT("ROUT1"),
SND_SOC_DAPM_OUTPUT("LOUT2"),
SND_SOC_DAPM_OUTPUT("ROUT2"),
SND_SOC_DAPM_OUTPUT("MONOOUT"),
SND_SOC_DAPM_OUTPUT("OUT3"),
};
static const struct snd_soc_dapm_route wm8955_intercon[] = {
{ "DACL", NULL, "SYSCLK" },
{ "DACR", NULL, "SYSCLK" },
{ "Mono Input", NULL, "MONOIN-" },
{ "Mono Input", NULL, "MONOIN+" },
{ "Left", "Playback Switch", "DACL" },
{ "Left", "Right Playback Switch", "DACR" },
{ "Left", "Bypass Switch", "LINEINL" },
{ "Left", "Mono Switch", "Mono Input" },
{ "Right", "Playback Switch", "DACR" },
{ "Right", "Left Playback Switch", "DACL" },
{ "Right", "Bypass Switch", "LINEINR" },
{ "Right", "Mono Switch", "Mono Input" },
{ "Mono", "Left Playback Switch", "DACL" },
{ "Mono", "Right Playback Switch", "DACR" },
{ "Mono", "Left Bypass Switch", "LINEINL" },
{ "Mono", "Right Bypass Switch", "LINEINR" },
{ "LOUT1 PGA", NULL, "Left" },
{ "LOUT1", NULL, "TSDEN" },
{ "LOUT1", NULL, "LOUT1 PGA" },
{ "ROUT1 PGA", NULL, "Right" },
{ "ROUT1", NULL, "TSDEN" },
{ "ROUT1", NULL, "ROUT1 PGA" },
{ "LOUT2 PGA", NULL, "Left" },
{ "LOUT2", NULL, "TSDEN" },
{ "LOUT2", NULL, "LOUT2 PGA" },
{ "ROUT2 PGA", NULL, "Right" },
{ "ROUT2", NULL, "TSDEN" },
{ "ROUT2", NULL, "ROUT2 PGA" },
{ "MOUT PGA", NULL, "Mono" },
{ "MONOOUT", NULL, "MOUT PGA" },
/* OUT3 not currently implemented */
{ "OUT3", NULL, "OUT3 PGA" },
};
static int wm8955_add_widgets(struct snd_soc_codec *codec)
{
snd_soc_add_controls(codec, wm8955_snd_controls,
ARRAY_SIZE(wm8955_snd_controls));
snd_soc_dapm_new_controls(codec, wm8955_dapm_widgets,
ARRAY_SIZE(wm8955_dapm_widgets));
snd_soc_dapm_add_routes(codec, wm8955_intercon,
ARRAY_SIZE(wm8955_intercon));
return 0;
}
static int wm8955_hw_params(struct snd_pcm_substream *substream,
struct snd_pcm_hw_params *params,
struct snd_soc_dai *dai)
{
struct snd_soc_codec *codec = dai->codec;
struct wm8955_priv *wm8955 = codec->private_data;
int ret;
int wl;
switch (params_format(params)) {
case SNDRV_PCM_FORMAT_S16_LE:
wl = 0;
break;
case SNDRV_PCM_FORMAT_S20_3LE:
wl = 0x4;
break;
case SNDRV_PCM_FORMAT_S24_LE:
wl = 0x8;
break;
case SNDRV_PCM_FORMAT_S32_LE:
wl = 0xc;
break;
default:
return -EINVAL;
}
snd_soc_update_bits(codec, WM8955_AUDIO_INTERFACE,
WM8955_WL_MASK, wl);
wm8955->fs = params_rate(params);
wm8955_set_deemph(codec);
/* If the chip is clocked then disable the clocks and force a
* reconfiguration, otherwise DAPM will power up the
* clocks for us later. */
ret = snd_soc_read(codec, WM8955_POWER_MANAGEMENT_1);
if (ret < 0)
return ret;
if (ret & WM8955_DIGENB) {
snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1,
WM8955_DIGENB, 0);
snd_soc_update_bits(codec, WM8955_CLOCKING_PLL,
WM8955_PLL_RB | WM8955_PLLEN, 0);
wm8955_configure_clocking(codec);
}
return 0;
}
static int wm8955_set_sysclk(struct snd_soc_dai *dai, int clk_id,
unsigned int freq, int dir)
{
struct snd_soc_codec *codec = dai->codec;
struct wm8955_priv *priv = codec->private_data;
int div;
switch (clk_id) {
case WM8955_CLK_MCLK:
if (freq > 15000000) {
priv->mclk_rate = freq /= 2;
div = WM8955_MCLKDIV2;
} else {
priv->mclk_rate = freq;
div = 0;
}
snd_soc_update_bits(codec, WM8955_SAMPLE_RATE,
WM8955_MCLKDIV2, div);
break;
default:
return -EINVAL;
}
dev_dbg(dai->dev, "Clock source is %d at %uHz\n", clk_id, freq);
return 0;
}
static int wm8955_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)
{
struct snd_soc_codec *codec = dai->codec;
u16 aif = 0;
switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
case SND_SOC_DAIFMT_CBS_CFS:
break;
case SND_SOC_DAIFMT_CBM_CFM:
aif |= WM8955_MS;
break;
default:
return -EINVAL;
}
switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
case SND_SOC_DAIFMT_DSP_B:
aif |= WM8955_LRP;
case SND_SOC_DAIFMT_DSP_A:
aif |= 0x3;
break;
case SND_SOC_DAIFMT_I2S:
aif |= 0x2;
break;
case SND_SOC_DAIFMT_RIGHT_J:
break;
case SND_SOC_DAIFMT_LEFT_J:
aif |= 0x1;
break;
default:
return -EINVAL;
}
switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
case SND_SOC_DAIFMT_DSP_A:
case SND_SOC_DAIFMT_DSP_B:
/* frame inversion not valid for DSP modes */
switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
case SND_SOC_DAIFMT_NB_NF:
break;
case SND_SOC_DAIFMT_IB_NF:
aif |= WM8955_BCLKINV;
break;
default:
return -EINVAL;
}
break;
case SND_SOC_DAIFMT_I2S:
case SND_SOC_DAIFMT_RIGHT_J:
case SND_SOC_DAIFMT_LEFT_J:
switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
case SND_SOC_DAIFMT_NB_NF:
break;
case SND_SOC_DAIFMT_IB_IF:
aif |= WM8955_BCLKINV | WM8955_LRP;
break;
case SND_SOC_DAIFMT_IB_NF:
aif |= WM8955_BCLKINV;
break;
case SND_SOC_DAIFMT_NB_IF:
aif |= WM8955_LRP;
break;
default:
return -EINVAL;
}
break;
default:
return -EINVAL;
}
snd_soc_update_bits(codec, WM8955_AUDIO_INTERFACE,
WM8955_MS | WM8955_FORMAT_MASK | WM8955_BCLKINV |
WM8955_LRP, aif);
return 0;
}
static int wm8955_digital_mute(struct snd_soc_dai *codec_dai, int mute)
{
struct snd_soc_codec *codec = codec_dai->codec;
int val;
if (mute)
val = WM8955_DACMU;
else
val = 0;
snd_soc_update_bits(codec, WM8955_DAC_CONTROL, WM8955_DACMU, val);
return 0;
}
static int wm8955_set_bias_level(struct snd_soc_codec *codec,
enum snd_soc_bias_level level)
{
struct wm8955_priv *wm8955 = codec->private_data;
int ret, i;
switch (level) {
case SND_SOC_BIAS_ON:
break;
case SND_SOC_BIAS_PREPARE:
/* VMID resistance 2*50k */
snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1,
WM8955_VMIDSEL_MASK,
0x1 << WM8955_VMIDSEL_SHIFT);
/* Default bias current */
snd_soc_update_bits(codec, WM8955_ADDITIONAL_CONTROL_1,
WM8955_VSEL_MASK,
0x2 << WM8955_VSEL_SHIFT);
break;
case SND_SOC_BIAS_STANDBY:
if (codec->bias_level == SND_SOC_BIAS_OFF) {
ret = regulator_bulk_enable(ARRAY_SIZE(wm8955->supplies),
wm8955->supplies);
if (ret != 0) {
dev_err(codec->dev,
"Failed to enable supplies: %d\n",
ret);
return ret;
}
/* Sync back cached values if they're
* different from the hardware default.
*/
for (i = 0; i < ARRAY_SIZE(wm8955->reg_cache); i++) {
if (i == WM8955_RESET)
continue;
if (wm8955->reg_cache[i] == wm8955_reg[i])
continue;
snd_soc_write(codec, i, wm8955->reg_cache[i]);
}
/* Enable VREF and VMID */
snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1,
WM8955_VREF |
WM8955_VMIDSEL_MASK,
WM8955_VREF |
0x3 << WM8955_VREF_SHIFT);
/* Let VMID ramp */
msleep(500);
/* High resistance VROI to maintain outputs */
snd_soc_update_bits(codec,
WM8955_ADDITIONAL_CONTROL_3,
WM8955_VROI, WM8955_VROI);
}
/* Maintain VMID with 2*250k */
snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1,
WM8955_VMIDSEL_MASK,
0x2 << WM8955_VMIDSEL_SHIFT);
/* Minimum bias current */
snd_soc_update_bits(codec, WM8955_ADDITIONAL_CONTROL_1,
WM8955_VSEL_MASK, 0);
break;
case SND_SOC_BIAS_OFF:
/* Low resistance VROI to help discharge */
snd_soc_update_bits(codec,
WM8955_ADDITIONAL_CONTROL_3,
WM8955_VROI, 0);
/* Turn off VMID and VREF */
snd_soc_update_bits(codec, WM8955_POWER_MANAGEMENT_1,
WM8955_VREF |
WM8955_VMIDSEL_MASK, 0);
regulator_bulk_disable(ARRAY_SIZE(wm8955->supplies),
wm8955->supplies);
break;
}
codec->bias_level = level;
return 0;
}
#define WM8955_RATES SNDRV_PCM_RATE_8000_96000
#define WM8955_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
static struct snd_soc_dai_ops wm8955_dai_ops = {
.set_sysclk = wm8955_set_sysclk,
.set_fmt = wm8955_set_fmt,
.hw_params = wm8955_hw_params,
.digital_mute = wm8955_digital_mute,
};
struct snd_soc_dai wm8955_dai = {
.name = "WM8955",
.playback = {
.stream_name = "Playback",
.channels_min = 2,
.channels_max = 2,
.rates = WM8955_RATES,
.formats = WM8955_FORMATS,
},
.ops = &wm8955_dai_ops,
};
EXPORT_SYMBOL_GPL(wm8955_dai);
#ifdef CONFIG_PM
static int wm8955_suspend(struct platform_device *pdev, pm_message_t state)
{
struct snd_soc_device *socdev = platform_get_drvdata(pdev);
struct snd_soc_codec *codec = socdev->card->codec;
wm8955_set_bias_level(codec, SND_SOC_BIAS_OFF);
return 0;
}
static int wm8955_resume(struct platform_device *pdev)
{
struct snd_soc_device *socdev = platform_get_drvdata(pdev);
struct snd_soc_codec *codec = socdev->card->codec;
wm8955_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
return 0;
}
#else
#define wm8955_suspend NULL
#define wm8955_resume NULL
#endif
static int wm8955_probe(struct platform_device *pdev)
{
struct snd_soc_device *socdev = platform_get_drvdata(pdev);
struct snd_soc_codec *codec;
int ret = 0;
if (wm8955_codec == NULL) {
dev_err(&pdev->dev, "Codec device not registered\n");
return -ENODEV;
}
socdev->card->codec = wm8955_codec;
codec = wm8955_codec;
/* register pcms */
ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1);
if (ret < 0) {
dev_err(codec->dev, "failed to create pcms: %d\n", ret);
goto pcm_err;
}
wm8955_add_widgets(codec);
return ret;
pcm_err:
return ret;
}
static int wm8955_remove(struct platform_device *pdev)
{
struct snd_soc_device *socdev = platform_get_drvdata(pdev);
snd_soc_free_pcms(socdev);
snd_soc_dapm_free(socdev);
return 0;
}
struct snd_soc_codec_device soc_codec_dev_wm8955 = {
.probe = wm8955_probe,
.remove = wm8955_remove,
.suspend = wm8955_suspend,
.resume = wm8955_resume,
};
EXPORT_SYMBOL_GPL(soc_codec_dev_wm8955);
static int wm8955_register(struct wm8955_priv *wm8955,
enum snd_soc_control_type control)
{
int ret;
struct snd_soc_codec *codec = &wm8955->codec;
int i;
if (wm8955_codec) {
dev_err(codec->dev, "Another WM8955 is registered\n");
return -EINVAL;
}
mutex_init(&codec->mutex);
INIT_LIST_HEAD(&codec->dapm_widgets);
INIT_LIST_HEAD(&codec->dapm_paths);
codec->private_data = wm8955;
codec->name = "WM8955";
codec->owner = THIS_MODULE;
codec->bias_level = SND_SOC_BIAS_OFF;
codec->set_bias_level = wm8955_set_bias_level;
codec->dai = &wm8955_dai;
codec->num_dai = 1;
codec->reg_cache_size = WM8955_MAX_REGISTER;
codec->reg_cache = &wm8955->reg_cache;
memcpy(codec->reg_cache, wm8955_reg, sizeof(wm8955_reg));
ret = snd_soc_codec_set_cache_io(codec, 7, 9, control);
if (ret != 0) {
dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
goto err;
}
for (i = 0; i < ARRAY_SIZE(wm8955->supplies); i++)
wm8955->supplies[i].supply = wm8955_supply_names[i];
ret = regulator_bulk_get(codec->dev, ARRAY_SIZE(wm8955->supplies),
wm8955->supplies);
if (ret != 0) {
dev_err(codec->dev, "Failed to request supplies: %d\n", ret);
goto err;
}
ret = regulator_bulk_enable(ARRAY_SIZE(wm8955->supplies),
wm8955->supplies);
if (ret != 0) {
dev_err(codec->dev, "Failed to enable supplies: %d\n", ret);
goto err_get;
}
ret = wm8955_reset(codec);
if (ret < 0) {
dev_err(codec->dev, "Failed to issue reset: %d\n", ret);
goto err_enable;
}
wm8955_dai.dev = codec->dev;
/* Change some default settings - latch VU and enable ZC */
wm8955->reg_cache[WM8955_LEFT_DAC_VOLUME] |= WM8955_LDVU;
wm8955->reg_cache[WM8955_RIGHT_DAC_VOLUME] |= WM8955_RDVU;
wm8955->reg_cache[WM8955_LOUT1_VOLUME] |= WM8955_LO1VU | WM8955_LO1ZC;
wm8955->reg_cache[WM8955_ROUT1_VOLUME] |= WM8955_RO1VU | WM8955_RO1ZC;
wm8955->reg_cache[WM8955_LOUT2_VOLUME] |= WM8955_LO2VU | WM8955_LO2ZC;
wm8955->reg_cache[WM8955_ROUT2_VOLUME] |= WM8955_RO2VU | WM8955_RO2ZC;
wm8955->reg_cache[WM8955_MONOOUT_VOLUME] |= WM8955_MOZC;
/* Also enable adaptive bass boost by default */
wm8955->reg_cache[WM8955_BASS_CONTROL] |= WM8955_BB;
/* Set platform data values */
if (wm8955->pdata) {
if (wm8955->pdata->out2_speaker)
wm8955->reg_cache[WM8955_ADDITIONAL_CONTROL_2]
|= WM8955_ROUT2INV;
if (wm8955->pdata->monoin_diff)
wm8955->reg_cache[WM8955_MONO_OUT_MIX_1]
|= WM8955_DMEN;
}
wm8955_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
/* Bias level configuration will have done an extra enable */
regulator_bulk_disable(ARRAY_SIZE(wm8955->supplies), wm8955->supplies);
wm8955_codec = codec;
ret = snd_soc_register_codec(codec);
if (ret != 0) {
dev_err(codec->dev, "Failed to register codec: %d\n", ret);
return ret;
}
ret = snd_soc_register_dai(&wm8955_dai);
if (ret != 0) {
dev_err(codec->dev, "Failed to register DAI: %d\n", ret);
snd_soc_unregister_codec(codec);
return ret;
}
return 0;
err_enable:
regulator_bulk_disable(ARRAY_SIZE(wm8955->supplies), wm8955->supplies);
err_get:
regulator_bulk_free(ARRAY_SIZE(wm8955->supplies), wm8955->supplies);
err:
kfree(wm8955);
return ret;
}
static void wm8955_unregister(struct wm8955_priv *wm8955)
{
wm8955_set_bias_level(&wm8955->codec, SND_SOC_BIAS_OFF);
regulator_bulk_free(ARRAY_SIZE(wm8955->supplies), wm8955->supplies);
snd_soc_unregister_dai(&wm8955_dai);
snd_soc_unregister_codec(&wm8955->codec);
kfree(wm8955);
wm8955_codec = NULL;
}
#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
static __devinit int wm8955_i2c_probe(struct i2c_client *i2c,
const struct i2c_device_id *id)
{
struct wm8955_priv *wm8955;
struct snd_soc_codec *codec;
wm8955 = kzalloc(sizeof(struct wm8955_priv), GFP_KERNEL);
if (wm8955 == NULL)
return -ENOMEM;
codec = &wm8955->codec;
codec->hw_write = (hw_write_t)i2c_master_send;
i2c_set_clientdata(i2c, wm8955);
codec->control_data = i2c;
wm8955->pdata = i2c->dev.platform_data;
codec->dev = &i2c->dev;
return wm8955_register(wm8955, SND_SOC_I2C);
}
static __devexit int wm8955_i2c_remove(struct i2c_client *client)
{
struct wm8955_priv *wm8955 = i2c_get_clientdata(client);
wm8955_unregister(wm8955);
return 0;
}
static const struct i2c_device_id wm8955_i2c_id[] = {
{ "wm8955", 0 },
{ }
};
MODULE_DEVICE_TABLE(i2c, wm8955_i2c_id);
static struct i2c_driver wm8955_i2c_driver = {
.driver = {
.name = "wm8955",
.owner = THIS_MODULE,
},
.probe = wm8955_i2c_probe,
.remove = __devexit_p(wm8955_i2c_remove),
.id_table = wm8955_i2c_id,
};
#endif
static int __init wm8955_modinit(void)
{
int ret;
#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
ret = i2c_add_driver(&wm8955_i2c_driver);
if (ret != 0) {
printk(KERN_ERR "Failed to register WM8955 I2C driver: %d\n",
ret);
}
#endif
return 0;
}
module_init(wm8955_modinit);
static void __exit wm8955_exit(void)
{
#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
i2c_del_driver(&wm8955_i2c_driver);
#endif
}
module_exit(wm8955_exit);
MODULE_DESCRIPTION("ASoC WM8955 driver");
MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
MODULE_LICENSE("GPL");
sound/soc/codecs/wm8955.h 0 → 100644
浏览文件 @ b35a28af
/*
* wm8955.h -- WM8904 ASoC driver
*
* Copyright 2009 Wolfson Microelectronics, plc
*
* Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#ifndef _WM8955_H
#define _WM8955_H
#define WM8955_CLK_MCLK 1
extern struct snd_soc_dai wm8955_dai;
extern struct snd_soc_codec_device soc_codec_dev_wm8955;
/*
* Register values.
*/
#define WM8955_LOUT1_VOLUME 0x02
#define WM8955_ROUT1_VOLUME 0x03
#define WM8955_DAC_CONTROL 0x05
#define WM8955_AUDIO_INTERFACE 0x07
#define WM8955_SAMPLE_RATE 0x08
#define WM8955_LEFT_DAC_VOLUME 0x0A
#define WM8955_RIGHT_DAC_VOLUME 0x0B
#define WM8955_BASS_CONTROL 0x0C
#define WM8955_TREBLE_CONTROL 0x0D
#define WM8955_RESET 0x0F
#define WM8955_ADDITIONAL_CONTROL_1 0x17
#define WM8955_ADDITIONAL_CONTROL_2 0x18
#define WM8955_POWER_MANAGEMENT_1 0x19
#define WM8955_POWER_MANAGEMENT_2 0x1A
#define WM8955_ADDITIONAL_CONTROL_3 0x1B
#define WM8955_LEFT_OUT_MIX_1 0x22
#define WM8955_LEFT_OUT_MIX_2 0x23
#define WM8955_RIGHT_OUT_MIX_1 0x24
#define WM8955_RIGHT_OUT_MIX_2 0x25
#define WM8955_MONO_OUT_MIX_1 0x26
#define WM8955_MONO_OUT_MIX_2 0x27
#define WM8955_LOUT2_VOLUME 0x28
#define WM8955_ROUT2_VOLUME 0x29
#define WM8955_MONOOUT_VOLUME 0x2A
#define WM8955_CLOCKING_PLL 0x2B
#define WM8955_PLL_CONTROL_1 0x2C
#define WM8955_PLL_CONTROL_2 0x2D
#define WM8955_PLL_CONTROL_3 0x2E
#define WM8955_PLL_CONTROL_4 0x3B
#define WM8955_REGISTER_COUNT 29
#define WM8955_MAX_REGISTER 0x3B
/*
* Field Definitions.
*/
/*
* R2 (0x02) - LOUT1 volume
*/
#define WM8955_LO1VU 0x0100 /* LO1VU */
#define WM8955_LO1VU_MASK 0x0100 /* LO1VU */
#define WM8955_LO1VU_SHIFT 8 /* LO1VU */
#define WM8955_LO1VU_WIDTH 1 /* LO1VU */
#define WM8955_LO1ZC 0x0080 /* LO1ZC */
#define WM8955_LO1ZC_MASK 0x0080 /* LO1ZC */
#define WM8955_LO1ZC_SHIFT 7 /* LO1ZC */
#define WM8955_LO1ZC_WIDTH 1 /* LO1ZC */
#define WM8955_LOUTVOL_MASK 0x007F /* LOUTVOL - [6:0] */
#define WM8955_LOUTVOL_SHIFT 0 /* LOUTVOL - [6:0] */
#define WM8955_LOUTVOL_WIDTH 7 /* LOUTVOL - [6:0] */
/*
* R3 (0x03) - ROUT1 volume
*/
#define WM8955_RO1VU 0x0100 /* RO1VU */
#define WM8955_RO1VU_MASK 0x0100 /* RO1VU */
#define WM8955_RO1VU_SHIFT 8 /* RO1VU */
#define WM8955_RO1VU_WIDTH 1 /* RO1VU */
#define WM8955_RO1ZC 0x0080 /* RO1ZC */
#define WM8955_RO1ZC_MASK 0x0080 /* RO1ZC */
#define WM8955_RO1ZC_SHIFT 7 /* RO1ZC */
#define WM8955_RO1ZC_WIDTH 1 /* RO1ZC */
#define WM8955_ROUTVOL_MASK 0x007F /* ROUTVOL - [6:0] */
#define WM8955_ROUTVOL_SHIFT 0 /* ROUTVOL - [6:0] */
#define WM8955_ROUTVOL_WIDTH 7 /* ROUTVOL - [6:0] */
/*
* R5 (0x05) - DAC Control
*/
#define WM8955_DAT 0x0080 /* DAT */
#define WM8955_DAT_MASK 0x0080 /* DAT */
#define WM8955_DAT_SHIFT 7 /* DAT */
#define WM8955_DAT_WIDTH 1 /* DAT */
#define WM8955_DACMU 0x0008 /* DACMU */
#define WM8955_DACMU_MASK 0x0008 /* DACMU */
#define WM8955_DACMU_SHIFT 3 /* DACMU */
#define WM8955_DACMU_WIDTH 1 /* DACMU */
#define WM8955_DEEMPH_MASK 0x0006 /* DEEMPH - [2:1] */
#define WM8955_DEEMPH_SHIFT 1 /* DEEMPH - [2:1] */
#define WM8955_DEEMPH_WIDTH 2 /* DEEMPH - [2:1] */
/*
* R7 (0x07) - Audio Interface
*/
#define WM8955_BCLKINV 0x0080 /* BCLKINV */
#define WM8955_BCLKINV_MASK 0x0080 /* BCLKINV */
#define WM8955_BCLKINV_SHIFT 7 /* BCLKINV */
#define WM8955_BCLKINV_WIDTH 1 /* BCLKINV */
#define WM8955_MS 0x0040 /* MS */
#define WM8955_MS_MASK 0x0040 /* MS */
#define WM8955_MS_SHIFT 6 /* MS */
#define WM8955_MS_WIDTH 1 /* MS */
#define WM8955_LRSWAP 0x0020 /* LRSWAP */
#define WM8955_LRSWAP_MASK 0x0020 /* LRSWAP */
#define WM8955_LRSWAP_SHIFT 5 /* LRSWAP */
#define WM8955_LRSWAP_WIDTH 1 /* LRSWAP */
#define WM8955_LRP 0x0010 /* LRP */
#define WM8955_LRP_MASK 0x0010 /* LRP */
#define WM8955_LRP_SHIFT 4 /* LRP */
#define WM8955_LRP_WIDTH 1 /* LRP */
#define WM8955_WL_MASK 0x000C /* WL - [3:2] */
#define WM8955_WL_SHIFT 2 /* WL - [3:2] */
#define WM8955_WL_WIDTH 2 /* WL - [3:2] */
#define WM8955_FORMAT_MASK 0x0003 /* FORMAT - [1:0] */
#define WM8955_FORMAT_SHIFT 0 /* FORMAT - [1:0] */
#define WM8955_FORMAT_WIDTH 2 /* FORMAT - [1:0] */
/*
* R8 (0x08) - Sample Rate
*/
#define WM8955_BCLKDIV2 0x0080 /* BCLKDIV2 */
#define WM8955_BCLKDIV2_MASK 0x0080 /* BCLKDIV2 */
#define WM8955_BCLKDIV2_SHIFT 7 /* BCLKDIV2 */
#define WM8955_BCLKDIV2_WIDTH 1 /* BCLKDIV2 */
#define WM8955_MCLKDIV2 0x0040 /* MCLKDIV2 */
#define WM8955_MCLKDIV2_MASK 0x0040 /* MCLKDIV2 */
#define WM8955_MCLKDIV2_SHIFT 6 /* MCLKDIV2 */
#define WM8955_MCLKDIV2_WIDTH 1 /* MCLKDIV2 */
#define WM8955_SR_MASK 0x003E /* SR - [5:1] */
#define WM8955_SR_SHIFT 1 /* SR - [5:1] */
#define WM8955_SR_WIDTH 5 /* SR - [5:1] */
#define WM8955_USB 0x0001 /* USB */
#define WM8955_USB_MASK 0x0001 /* USB */
#define WM8955_USB_SHIFT 0 /* USB */
#define WM8955_USB_WIDTH 1 /* USB */
/*
* R10 (0x0A) - Left DAC volume
*/
#define WM8955_LDVU 0x0100 /* LDVU */
#define WM8955_LDVU_MASK 0x0100 /* LDVU */
#define WM8955_LDVU_SHIFT 8 /* LDVU */
#define WM8955_LDVU_WIDTH 1 /* LDVU */
#define WM8955_LDACVOL_MASK 0x00FF /* LDACVOL - [7:0] */
#define WM8955_LDACVOL_SHIFT 0 /* LDACVOL - [7:0] */
#define WM8955_LDACVOL_WIDTH 8 /* LDACVOL - [7:0] */
/*
* R11 (0x0B) - Right DAC volume
*/
#define WM8955_RDVU 0x0100 /* RDVU */
#define WM8955_RDVU_MASK 0x0100 /* RDVU */
#define WM8955_RDVU_SHIFT 8 /* RDVU */
#define WM8955_RDVU_WIDTH 1 /* RDVU */
#define WM8955_RDACVOL_MASK 0x00FF /* RDACVOL - [7:0] */
#define WM8955_RDACVOL_SHIFT 0 /* RDACVOL - [7:0] */
#define WM8955_RDACVOL_WIDTH 8 /* RDACVOL - [7:0] */
/*
* R12 (0x0C) - Bass control
*/
#define WM8955_BB 0x0080 /* BB */
#define WM8955_BB_MASK 0x0080 /* BB */
#define WM8955_BB_SHIFT 7 /* BB */
#define WM8955_BB_WIDTH 1 /* BB */
#define WM8955_BC 0x0040 /* BC */
#define WM8955_BC_MASK 0x0040 /* BC */
#define WM8955_BC_SHIFT 6 /* BC */
#define WM8955_BC_WIDTH 1 /* BC */
#define WM8955_BASS_MASK 0x000F /* BASS - [3:0] */
#define WM8955_BASS_SHIFT 0 /* BASS - [3:0] */
#define WM8955_BASS_WIDTH 4 /* BASS - [3:0] */
/*
* R13 (0x0D) - Treble control
*/
#define WM8955_TC 0x0040 /* TC */
#define WM8955_TC_MASK 0x0040 /* TC */
#define WM8955_TC_SHIFT 6 /* TC */
#define WM8955_TC_WIDTH 1 /* TC */
#define WM8955_TRBL_MASK 0x000F /* TRBL - [3:0] */
#define WM8955_TRBL_SHIFT 0 /* TRBL - [3:0] */
#define WM8955_TRBL_WIDTH 4 /* TRBL - [3:0] */
/*
* R15 (0x0F) - Reset
*/
#define WM8955_RESET_MASK 0x01FF /* RESET - [8:0] */
#define WM8955_RESET_SHIFT 0 /* RESET - [8:0] */
#define WM8955_RESET_WIDTH 9 /* RESET - [8:0] */
/*
* R23 (0x17) - Additional control (1)
*/
#define WM8955_TSDEN 0x0100 /* TSDEN */
#define WM8955_TSDEN_MASK 0x0100 /* TSDEN */
#define WM8955_TSDEN_SHIFT 8 /* TSDEN */
#define WM8955_TSDEN_WIDTH 1 /* TSDEN */
#define WM8955_VSEL_MASK 0x00C0 /* VSEL - [7:6] */
#define WM8955_VSEL_SHIFT 6 /* VSEL - [7:6] */
#define WM8955_VSEL_WIDTH 2 /* VSEL - [7:6] */
#define WM8955_DMONOMIX_MASK 0x0030 /* DMONOMIX - [5:4] */
#define WM8955_DMONOMIX_SHIFT 4 /* DMONOMIX - [5:4] */
#define WM8955_DMONOMIX_WIDTH 2 /* DMONOMIX - [5:4] */
#define WM8955_DACINV 0x0002 /* DACINV */
#define WM8955_DACINV_MASK 0x0002 /* DACINV */
#define WM8955_DACINV_SHIFT 1 /* DACINV */
#define WM8955_DACINV_WIDTH 1 /* DACINV */
#define WM8955_TOEN 0x0001 /* TOEN */
#define WM8955_TOEN_MASK 0x0001 /* TOEN */
#define WM8955_TOEN_SHIFT 0 /* TOEN */
#define WM8955_TOEN_WIDTH 1 /* TOEN */
/*
* R24 (0x18) - Additional control (2)
*/
#define WM8955_OUT3SW_MASK 0x0180 /* OUT3SW - [8:7] */
#define WM8955_OUT3SW_SHIFT 7 /* OUT3SW - [8:7] */
#define WM8955_OUT3SW_WIDTH 2 /* OUT3SW - [8:7] */
#define WM8955_ROUT2INV 0x0010 /* ROUT2INV */
#define WM8955_ROUT2INV_MASK 0x0010 /* ROUT2INV */
#define WM8955_ROUT2INV_SHIFT 4 /* ROUT2INV */
#define WM8955_ROUT2INV_WIDTH 1 /* ROUT2INV */
#define WM8955_DACOSR 0x0001 /* DACOSR */
#define WM8955_DACOSR_MASK 0x0001 /* DACOSR */
#define WM8955_DACOSR_SHIFT 0 /* DACOSR */
#define WM8955_DACOSR_WIDTH 1 /* DACOSR */
/*
* R25 (0x19) - Power Management (1)
*/
#define WM8955_VMIDSEL_MASK 0x0180 /* VMIDSEL - [8:7] */
#define WM8955_VMIDSEL_SHIFT 7 /* VMIDSEL - [8:7] */
#define WM8955_VMIDSEL_WIDTH 2 /* VMIDSEL - [8:7] */
#define WM8955_VREF 0x0040 /* VREF */
#define WM8955_VREF_MASK 0x0040 /* VREF */
#define WM8955_VREF_SHIFT 6 /* VREF */
#define WM8955_VREF_WIDTH 1 /* VREF */
#define WM8955_DIGENB 0x0001 /* DIGENB */
#define WM8955_DIGENB_MASK 0x0001 /* DIGENB */
#define WM8955_DIGENB_SHIFT 0 /* DIGENB */
#define WM8955_DIGENB_WIDTH 1 /* DIGENB */
/*
* R26 (0x1A) - Power Management (2)
*/
#define WM8955_DACL 0x0100 /* DACL */
#define WM8955_DACL_MASK 0x0100 /* DACL */
#define WM8955_DACL_SHIFT 8 /* DACL */
#define WM8955_DACL_WIDTH 1 /* DACL */
#define WM8955_DACR 0x0080 /* DACR */
#define WM8955_DACR_MASK 0x0080 /* DACR */
#define WM8955_DACR_SHIFT 7 /* DACR */
#define WM8955_DACR_WIDTH 1 /* DACR */
#define WM8955_LOUT1 0x0040 /* LOUT1 */
#define WM8955_LOUT1_MASK 0x0040 /* LOUT1 */
#define WM8955_LOUT1_SHIFT 6 /* LOUT1 */
#define WM8955_LOUT1_WIDTH 1 /* LOUT1 */
#define WM8955_ROUT1 0x0020 /* ROUT1 */
#define WM8955_ROUT1_MASK 0x0020 /* ROUT1 */
#define WM8955_ROUT1_SHIFT 5 /* ROUT1 */
#define WM8955_ROUT1_WIDTH 1 /* ROUT1 */
#define WM8955_LOUT2 0x0010 /* LOUT2 */
#define WM8955_LOUT2_MASK 0x0010 /* LOUT2 */
#define WM8955_LOUT2_SHIFT 4 /* LOUT2 */
#define WM8955_LOUT2_WIDTH 1 /* LOUT2 */
#define WM8955_ROUT2 0x0008 /* ROUT2 */
#define WM8955_ROUT2_MASK 0x0008 /* ROUT2 */
#define WM8955_ROUT2_SHIFT 3 /* ROUT2 */
#define WM8955_ROUT2_WIDTH 1 /* ROUT2 */
#define WM8955_MONO 0x0004 /* MONO */
#define WM8955_MONO_MASK 0x0004 /* MONO */
#define WM8955_MONO_SHIFT 2 /* MONO */
#define WM8955_MONO_WIDTH 1 /* MONO */
#define WM8955_OUT3 0x0002 /* OUT3 */
#define WM8955_OUT3_MASK 0x0002 /* OUT3 */
#define WM8955_OUT3_SHIFT 1 /* OUT3 */
#define WM8955_OUT3_WIDTH 1 /* OUT3 */
/*
* R27 (0x1B) - Additional Control (3)
*/
#define WM8955_VROI 0x0040 /* VROI */
#define WM8955_VROI_MASK 0x0040 /* VROI */
#define WM8955_VROI_SHIFT 6 /* VROI */
#define WM8955_VROI_WIDTH 1 /* VROI */
/*
* R34 (0x22) - Left out Mix (1)
*/
#define WM8955_LD2LO 0x0100 /* LD2LO */
#define WM8955_LD2LO_MASK 0x0100 /* LD2LO */
#define WM8955_LD2LO_SHIFT 8 /* LD2LO */
#define WM8955_LD2LO_WIDTH 1 /* LD2LO */
#define WM8955_LI2LO 0x0080 /* LI2LO */
#define WM8955_LI2LO_MASK 0x0080 /* LI2LO */
#define WM8955_LI2LO_SHIFT 7 /* LI2LO */
#define WM8955_LI2LO_WIDTH 1 /* LI2LO */
#define WM8955_LI2LOVOL_MASK 0x0070 /* LI2LOVOL - [6:4] */
#define WM8955_LI2LOVOL_SHIFT 4 /* LI2LOVOL - [6:4] */
#define WM8955_LI2LOVOL_WIDTH 3 /* LI2LOVOL - [6:4] */
/*
* R35 (0x23) - Left out Mix (2)
*/
#define WM8955_RD2LO 0x0100 /* RD2LO */
#define WM8955_RD2LO_MASK 0x0100 /* RD2LO */
#define WM8955_RD2LO_SHIFT 8 /* RD2LO */
#define WM8955_RD2LO_WIDTH 1 /* RD2LO */
#define WM8955_RI2LO 0x0080 /* RI2LO */
#define WM8955_RI2LO_MASK 0x0080 /* RI2LO */
#define WM8955_RI2LO_SHIFT 7 /* RI2LO */
#define WM8955_RI2LO_WIDTH 1 /* RI2LO */
#define WM8955_RI2LOVOL_MASK 0x0070 /* RI2LOVOL - [6:4] */
#define WM8955_RI2LOVOL_SHIFT 4 /* RI2LOVOL - [6:4] */
#define WM8955_RI2LOVOL_WIDTH 3 /* RI2LOVOL - [6:4] */
/*
* R36 (0x24) - Right out Mix (1)
*/
#define WM8955_LD2RO 0x0100 /* LD2RO */
#define WM8955_LD2RO_MASK 0x0100 /* LD2RO */
#define WM8955_LD2RO_SHIFT 8 /* LD2RO */
#define WM8955_LD2RO_WIDTH 1 /* LD2RO */
#define WM8955_LI2RO 0x0080 /* LI2RO */
#define WM8955_LI2RO_MASK 0x0080 /* LI2RO */
#define WM8955_LI2RO_SHIFT 7 /* LI2RO */
#define WM8955_LI2RO_WIDTH 1 /* LI2RO */
#define WM8955_LI2ROVOL_MASK 0x0070 /* LI2ROVOL - [6:4] */
#define WM8955_LI2ROVOL_SHIFT 4 /* LI2ROVOL - [6:4] */
#define WM8955_LI2ROVOL_WIDTH 3 /* LI2ROVOL - [6:4] */
/*
* R37 (0x25) - Right Out Mix (2)
*/
#define WM8955_RD2RO 0x0100 /* RD2RO */
#define WM8955_RD2RO_MASK 0x0100 /* RD2RO */
#define WM8955_RD2RO_SHIFT 8 /* RD2RO */
#define WM8955_RD2RO_WIDTH 1 /* RD2RO */
#define WM8955_RI2RO 0x0080 /* RI2RO */
#define WM8955_RI2RO_MASK 0x0080 /* RI2RO */
#define WM8955_RI2RO_SHIFT 7 /* RI2RO */
#define WM8955_RI2RO_WIDTH 1 /* RI2RO */
#define WM8955_RI2ROVOL_MASK 0x0070 /* RI2ROVOL - [6:4] */
#define WM8955_RI2ROVOL_SHIFT 4 /* RI2ROVOL - [6:4] */
#define WM8955_RI2ROVOL_WIDTH 3 /* RI2ROVOL - [6:4] */
/*
* R38 (0x26) - Mono out Mix (1)
*/
#define WM8955_LD2MO 0x0100 /* LD2MO */
#define WM8955_LD2MO_MASK 0x0100 /* LD2MO */
#define WM8955_LD2MO_SHIFT 8 /* LD2MO */
#define WM8955_LD2MO_WIDTH 1 /* LD2MO */
#define WM8955_LI2MO 0x0080 /* LI2MO */
#define WM8955_LI2MO_MASK 0x0080 /* LI2MO */
#define WM8955_LI2MO_SHIFT 7 /* LI2MO */
#define WM8955_LI2MO_WIDTH 1 /* LI2MO */
#define WM8955_LI2MOVOL_MASK 0x0070 /* LI2MOVOL - [6:4] */
#define WM8955_LI2MOVOL_SHIFT 4 /* LI2MOVOL - [6:4] */
#define WM8955_LI2MOVOL_WIDTH 3 /* LI2MOVOL - [6:4] */
#define WM8955_DMEN 0x0001 /* DMEN */
#define WM8955_DMEN_MASK 0x0001 /* DMEN */
#define WM8955_DMEN_SHIFT 0 /* DMEN */
#define WM8955_DMEN_WIDTH 1 /* DMEN */
/*
* R39 (0x27) - Mono out Mix (2)
*/
#define WM8955_RD2MO 0x0100 /* RD2MO */
#define WM8955_RD2MO_MASK 0x0100 /* RD2MO */
#define WM8955_RD2MO_SHIFT 8 /* RD2MO */
#define WM8955_RD2MO_WIDTH 1 /* RD2MO */
#define WM8955_RI2MO 0x0080 /* RI2MO */
#define WM8955_RI2MO_MASK 0x0080 /* RI2MO */
#define WM8955_RI2MO_SHIFT 7 /* RI2MO */
#define WM8955_RI2MO_WIDTH 1 /* RI2MO */
#define WM8955_RI2MOVOL_MASK 0x0070 /* RI2MOVOL - [6:4] */
#define WM8955_RI2MOVOL_SHIFT 4 /* RI2MOVOL - [6:4] */
#define WM8955_RI2MOVOL_WIDTH 3 /* RI2MOVOL - [6:4] */
/*
* R40 (0x28) - LOUT2 volume
*/
#define WM8955_LO2VU 0x0100 /* LO2VU */
#define WM8955_LO2VU_MASK 0x0100 /* LO2VU */
#define WM8955_LO2VU_SHIFT 8 /* LO2VU */
#define WM8955_LO2VU_WIDTH 1 /* LO2VU */
#define WM8955_LO2ZC 0x0080 /* LO2ZC */
#define WM8955_LO2ZC_MASK 0x0080 /* LO2ZC */
#define WM8955_LO2ZC_SHIFT 7 /* LO2ZC */
#define WM8955_LO2ZC_WIDTH 1 /* LO2ZC */
#define WM8955_LOUT2VOL_MASK 0x007F /* LOUT2VOL - [6:0] */
#define WM8955_LOUT2VOL_SHIFT 0 /* LOUT2VOL - [6:0] */
#define WM8955_LOUT2VOL_WIDTH 7 /* LOUT2VOL - [6:0] */
/*
* R41 (0x29) - ROUT2 volume
*/
#define WM8955_RO2VU 0x0100 /* RO2VU */
#define WM8955_RO2VU_MASK 0x0100 /* RO2VU */
#define WM8955_RO2VU_SHIFT 8 /* RO2VU */
#define WM8955_RO2VU_WIDTH 1 /* RO2VU */
#define WM8955_RO2ZC 0x0080 /* RO2ZC */
#define WM8955_RO2ZC_MASK 0x0080 /* RO2ZC */
#define WM8955_RO2ZC_SHIFT 7 /* RO2ZC */
#define WM8955_RO2ZC_WIDTH 1 /* RO2ZC */
#define WM8955_ROUT2VOL_MASK 0x007F /* ROUT2VOL - [6:0] */
#define WM8955_ROUT2VOL_SHIFT 0 /* ROUT2VOL - [6:0] */
#define WM8955_ROUT2VOL_WIDTH 7 /* ROUT2VOL - [6:0] */
/*
* R42 (0x2A) - MONOOUT volume
*/
#define WM8955_MOZC 0x0080 /* MOZC */
#define WM8955_MOZC_MASK 0x0080 /* MOZC */
#define WM8955_MOZC_SHIFT 7 /* MOZC */
#define WM8955_MOZC_WIDTH 1 /* MOZC */
#define WM8955_MOUTVOL_MASK 0x007F /* MOUTVOL - [6:0] */
#define WM8955_MOUTVOL_SHIFT 0 /* MOUTVOL - [6:0] */
#define WM8955_MOUTVOL_WIDTH 7 /* MOUTVOL - [6:0] */
/*
* R43 (0x2B) - Clocking / PLL
*/
#define WM8955_MCLKSEL 0x0100 /* MCLKSEL */
#define WM8955_MCLKSEL_MASK 0x0100 /* MCLKSEL */
#define WM8955_MCLKSEL_SHIFT 8 /* MCLKSEL */
#define WM8955_MCLKSEL_WIDTH 1 /* MCLKSEL */
#define WM8955_PLLOUTDIV2 0x0020 /* PLLOUTDIV2 */
#define WM8955_PLLOUTDIV2_MASK 0x0020 /* PLLOUTDIV2 */
#define WM8955_PLLOUTDIV2_SHIFT 5 /* PLLOUTDIV2 */
#define WM8955_PLLOUTDIV2_WIDTH 1 /* PLLOUTDIV2 */
#define WM8955_PLL_RB 0x0010 /* PLL_RB */
#define WM8955_PLL_RB_MASK 0x0010 /* PLL_RB */
#define WM8955_PLL_RB_SHIFT 4 /* PLL_RB */
#define WM8955_PLL_RB_WIDTH 1 /* PLL_RB */
#define WM8955_PLLEN 0x0008 /* PLLEN */
#define WM8955_PLLEN_MASK 0x0008 /* PLLEN */
#define WM8955_PLLEN_SHIFT 3 /* PLLEN */
#define WM8955_PLLEN_WIDTH 1 /* PLLEN */
/*
* R44 (0x2C) - PLL Control 1
*/
#define WM8955_N_MASK 0x01E0 /* N - [8:5] */
#define WM8955_N_SHIFT 5 /* N - [8:5] */
#define WM8955_N_WIDTH 4 /* N - [8:5] */
#define WM8955_K_21_18_MASK 0x000F /* K(21:18) - [3:0] */
#define WM8955_K_21_18_SHIFT 0 /* K(21:18) - [3:0] */
#define WM8955_K_21_18_WIDTH 4 /* K(21:18) - [3:0] */
/*
* R45 (0x2D) - PLL Control 2
*/
#define WM8955_K_17_9_MASK 0x01FF /* K(17:9) - [8:0] */
#define WM8955_K_17_9_SHIFT 0 /* K(17:9) - [8:0] */
#define WM8955_K_17_9_WIDTH 9 /* K(17:9) - [8:0] */
/*
* R46 (0x2E) - PLL Control 3
*/
#define WM8955_K_8_0_MASK 0x01FF /* K(8:0) - [8:0] */
#define WM8955_K_8_0_SHIFT 0 /* K(8:0) - [8:0] */
#define WM8955_K_8_0_WIDTH 9 /* K(8:0) - [8:0] */
/*
* R59 (0x3B) - PLL Control 4
*/
#define WM8955_KEN 0x0080 /* KEN */
#define WM8955_KEN_MASK 0x0080 /* KEN */
#define WM8955_KEN_SHIFT 7 /* KEN */
#define WM8955_KEN_WIDTH 1 /* KEN */
#endif
Markdown is supported
0% 或 .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑！
想要评论请 注册 或