drm/radeon: apply more strict limits for PLL params v2
Letting post and refernce divider get to big is bad for signal stability.
v2: increase the limit to 210
Signed-off-by: NChristian König <christian.koenig@amd.com>
Showing
想要评论请 注册 或 登录