提交 4d1dc401 编写于 作者: T Thierry Reding

dt-bindings: clock: tegra: Add sor1_out clock

The sor1_src clock implemented on Tegra210 is modelled the wrong way
around, which causes some issues with HDMI and DP support. This clock
implementation is provided by BPMP on Tegra186, which models this in
a more correct way. Since this introduces incompatibilities between
the two SoC generations which we want to avoid, the Tegra210 will be
fixed in subsequent patches.

This change adds sor1_out as an alias for sor1_src.
Signed-off-by: NThierry Reding <treding@nvidia.com>
上级 2bd6bf03
...@@ -309,6 +309,7 @@ ...@@ -309,6 +309,7 @@
#define TEGRA210_CLK_BLINK 280 #define TEGRA210_CLK_BLINK 280
/* 281 */ /* 281 */
#define TEGRA210_CLK_SOR1_SRC 282 #define TEGRA210_CLK_SOR1_SRC 282
#define TEGRA210_CLK_SOR1_OUT 282
/* 283 */ /* 283 */
#define TEGRA210_CLK_XUSB_HOST_SRC 284 #define TEGRA210_CLK_XUSB_HOST_SRC 284
#define TEGRA210_CLK_XUSB_FALCON_SRC 285 #define TEGRA210_CLK_XUSB_FALCON_SRC 285
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册