Merge pull request #784 from zhangjun1996/master
[BSP] add bsp for sifive(risc-v e310).
Showing
bsp/hifive1/SConscript
0 → 100644
bsp/hifive1/SConstruct
0 → 100644
bsp/hifive1/applications/cmd.c
0 → 100644
bsp/hifive1/drivers/SConscript
0 → 100644
bsp/hifive1/drivers/board.c
0 → 100644
bsp/hifive1/drivers/board.h
0 → 100644
bsp/hifive1/drivers/led.c
0 → 100644
bsp/hifive1/drivers/led.h
0 → 100644
bsp/hifive1/drivers/usart.c
0 → 100644
bsp/hifive1/drivers/usart.h
0 → 100644
bsp/hifive1/openocd.cfg
0 → 100644
bsp/hifive1/platform/SConscript
0 → 100644
bsp/hifive1/platform/interrupt.c
0 → 100644
bsp/hifive1/platform/interrupt.h
0 → 100644
bsp/hifive1/rtconfig.h
0 → 100644
bsp/hifive1/rtconfig.py
0 → 100644
bsp/hifive1/sdram.ld
0 → 100644
bsp/hifive1/wrap_exit.c
0 → 100644
libcpu/risc-v/e310/context_gcc.S
0 → 100644
libcpu/risc-v/e310/encoding.h
0 → 100644
libcpu/risc-v/e310/hifive1.h
0 → 100644
libcpu/risc-v/e310/init.c
0 → 100644
libcpu/risc-v/e310/platform.h
0 → 100644
libcpu/risc-v/e310/sifive/bits.h
0 → 100644
libcpu/risc-v/e310/sifive/const.h
0 → 100644
libcpu/risc-v/e310/sifive/smp.h
0 → 100644
libcpu/risc-v/e310/stack.c
0 → 100644
libcpu/risc-v/e310/start_gcc.S
0 → 100644
libcpu/risc-v/e310/trap.c
0 → 100644
想要评论请 注册 或 登录