Kconfig 21.6 KB
Newer Older
B
Bryan Wu 已提交
1 2 3 4 5
#
# For a description of the syntax of this configuration file,
# see Documentation/kbuild/kconfig-language.txt.
#

6
mainmenu "Blackfin Kernel Configuration"
B
Bryan Wu 已提交
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

config MMU
	bool
	default n

config FPU
	bool
	default n

config RWSEM_GENERIC_SPINLOCK
	bool
	default y

config RWSEM_XCHGADD_ALGORITHM
	bool
	default n

config BLACKFIN
	bool
	default y
S
Sam Ravnborg 已提交
27
	select HAVE_IDE
M
Mathieu Desnoyers 已提交
28
	select HAVE_OPROFILE
B
Bryan Wu 已提交
29

30 31 32 33
config ZONE_DMA
	bool
	default y

B
Bryan Wu 已提交
34 35 36 37 38 39 40 41 42 43 44 45 46
config GENERIC_FIND_NEXT_BIT
	bool
	default y

config GENERIC_HWEIGHT
	bool
	default y

config GENERIC_HARDIRQS
	bool
	default y

config GENERIC_IRQ_PROBE
47
	bool
B
Bryan Wu 已提交
48 49 50 51 52 53
	default y

config GENERIC_TIME
	bool
	default n

54
config GENERIC_GPIO
B
Bryan Wu 已提交
55 56 57 58 59 60 61 62 63 64 65
	bool
	default y

config FORCE_MAX_ZONEORDER
	int
	default "14"

config GENERIC_CALIBRATE_DELAY
	bool
	default y

66 67 68 69
config HARDWARE_PM
	def_bool y
	depends on OPROFILE

B
Bryan Wu 已提交
70 71 72 73 74 75 76 77 78 79 80
source "init/Kconfig"
source "kernel/Kconfig.preempt"

menu "Blackfin Processor Options"

comment "Processor and Board Settings"

choice
	prompt "CPU"
	default BF533

81 82 83 84 85
config BF522
	bool "BF522"
	help
	  BF522 Processor Support.

86 87 88 89 90 91 92 93 94 95
config BF523
	bool "BF523"
	help
	  BF523 Processor Support.

config BF524
	bool "BF524"
	help
	  BF524 Processor Support.

96 97 98 99 100
config BF525
	bool "BF525"
	help
	  BF525 Processor Support.

101 102 103 104 105
config BF526
	bool "BF526"
	help
	  BF526 Processor Support.

106 107 108 109 110
config BF527
	bool "BF527"
	help
	  BF527 Processor Support.

B
Bryan Wu 已提交
111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140
config BF531
	bool "BF531"
	help
	  BF531 Processor Support.

config BF532
	bool "BF532"
	help
	  BF532 Processor Support.

config BF533
	bool "BF533"
	help
	  BF533 Processor Support.

config BF534
	bool "BF534"
	help
	  BF534 Processor Support.

config BF536
	bool "BF536"
	help
	  BF536 Processor Support.

config BF537
	bool "BF537"
	help
	  BF537 Processor Support.

141 142 143 144 145 146 147 148 149 150
config BF542
	bool "BF542"
	help
	  BF542 Processor Support.

config BF544
	bool "BF544"
	help
	  BF544 Processor Support.

151 152 153 154 155
config BF547
	bool "BF547"
	help
	  BF547 Processor Support.

156 157 158 159 160 161 162 163 164 165
config BF548
	bool "BF548"
	help
	  BF548 Processor Support.

config BF549
	bool "BF549"
	help
	  BF549 Processor Support.

B
Bryan Wu 已提交
166 167 168 169 170 171 172 173 174
config BF561
	bool "BF561"
	help
	  Not Supported Yet - Work in progress - BF561 Processor Support.

endchoice

choice
	prompt "Silicon Rev"
175
	default BF_REV_0_1 if BF527
B
Bryan Wu 已提交
176 177
	default BF_REV_0_2 if BF537
	default BF_REV_0_3 if BF533
178 179 180 181
	default BF_REV_0_0 if BF549

config BF_REV_0_0
	bool "0.0"
182
	depends on (BF52x || BF54x)
183 184

config BF_REV_0_1
185 186
	bool "0.1"
	depends on (BF52x || BF54x)
B
Bryan Wu 已提交
187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203

config BF_REV_0_2
	bool "0.2"
	depends on (BF537 || BF536 || BF534)

config BF_REV_0_3
	bool "0.3"
	depends on (BF561 || BF537 || BF536 || BF534 || BF533 || BF532 || BF531)

config BF_REV_0_4
	bool "0.4"
	depends on (BF561 || BF533 || BF532 || BF531)

config BF_REV_0_5
	bool "0.5"
	depends on (BF561 || BF533 || BF532 || BF531)

204 205 206 207 208 209
config BF_REV_ANY
	bool "any"

config BF_REV_NONE
	bool "none"

B
Bryan Wu 已提交
210 211
endchoice

212 213
config BF52x
	bool
214
	depends on (BF522 || BF523 || BF524 || BF525 || BF526 || BF527)
215 216
	default y

217 218 219 220 221 222 223
config BF53x
	bool
	depends on (BF531 || BF532 || BF533 || BF534 || BF536 || BF537)
	default y

config BF54x
	bool
224
	depends on (BF542 || BF544 || BF547 || BF548 || BF549)
225 226
	default y

B
Bryan Wu 已提交
227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249
config BFIN_DUAL_CORE
	bool
	depends on (BF561)
	default y

config BFIN_SINGLE_CORE
	bool
	depends on !BFIN_DUAL_CORE
	default y

config MEM_GENERIC_BOARD
	bool
	depends on GENERIC_BOARD
	default y

config MEM_MT48LC64M4A2FB_7E
	bool
	depends on (BFIN533_STAMP)
	default y

config MEM_MT48LC16M16A2TG_75
	bool
	depends on (BFIN533_EZKIT || BFIN561_EZKIT \
250 251
		|| BFIN533_BLUETECHNIX_CM || BFIN537_BLUETECHNIX_CM \
		|| H8606_HVSISTEMAS)
B
Bryan Wu 已提交
252 253 254 255 256 257 258 259 260 261 262 263
	default y

config MEM_MT48LC32M8A2_75
	bool
	depends on (BFIN537_STAMP || PNAV10)
	default y

config MEM_MT48LC8M32B2B5_7
	bool
	depends on (BFIN561_BLUETECHNIX_CM)
	default y

264 265 266 267 268 269
config MEM_MT48LC32M16A2TG_75
	bool
	depends on (BFIN527_EZKIT)
	default y

source "arch/blackfin/mach-bf527/Kconfig"
B
Bryan Wu 已提交
270 271 272
source "arch/blackfin/mach-bf533/Kconfig"
source "arch/blackfin/mach-bf561/Kconfig"
source "arch/blackfin/mach-bf537/Kconfig"
273
source "arch/blackfin/mach-bf548/Kconfig"
B
Bryan Wu 已提交
274 275 276 277 278 279 280 281 282 283 284 285 286 287 288

menu "Board customizations"

config CMDLINE_BOOL
	bool "Default bootloader kernel arguments"

config CMDLINE
	string "Initial kernel command string"
	depends on CMDLINE_BOOL
	default "console=ttyBF0,57600"
	help
	  If you don't have a boot loader capable of passing a command line string
	  to the kernel, you may specify one here. As a minimum, you should specify
	  the memory size and the root device (e.g., mem=8M, root=/dev/nfs).

289
comment "Clock/PLL Setup"
B
Bryan Wu 已提交
290 291 292 293 294

config CLKIN_HZ
	int "Crystal Frequency in Hz"
	default "11059200" if BFIN533_STAMP
	default "27000000" if BFIN533_EZKIT
295
	default "25000000" if (BFIN537_STAMP || BFIN527_EZKIT || H8606_HVSISTEMAS)
B
Bryan Wu 已提交
296 297 298 299 300
	default "30000000" if BFIN561_EZKIT
	default "24576000" if PNAV10
	help
	  The frequency of CLKIN crystal oscillator on the board in Hz.

301 302 303 304 305 306 307 308 309 310
config BFIN_KERNEL_CLOCK
	bool "Re-program Clocks while Kernel boots?"
	default n
	help
	  This option decides if kernel clocks are re-programed from the
	  bootloader settings. If the clocks are not set, the SDRAM settings
	  are also not changed, and the Bootloader does 100% of the hardware
	  configuration.

config PLL_BYPASS
311 312 313
	bool "Bypass PLL"
	depends on BFIN_KERNEL_CLOCK
	default n
314 315 316 317 318 319 320 321 322 323 324 325 326 327

config CLKIN_HALF
	bool "Half Clock In"
	depends on BFIN_KERNEL_CLOCK && (! PLL_BYPASS)
	default n
	help
	  If this is set the clock will be divided by 2, before it goes to the PLL.

config VCO_MULT
	int "VCO Multiplier"
	depends on BFIN_KERNEL_CLOCK && (! PLL_BYPASS)
	range 1 64
	default "22" if BFIN533_EZKIT
	default "45" if BFIN533_STAMP
328
	default "20" if (BFIN537_STAMP || BFIN527_EZKIT || BFIN548_EZKIT)
329 330 331 332
	default "22" if BFIN533_BLUETECHNIX_CM
	default "20" if BFIN537_BLUETECHNIX_CM
	default "20" if BFIN561_BLUETECHNIX_CM
	default "20" if BFIN561_EZKIT
333
	default "16" if H8606_HVSISTEMAS
334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364
	help
	  This controls the frequency of the on-chip PLL. This can be between 1 and 64.
	  PLL Frequency = (Crystal Frequency) * (this setting)

choice
	prompt "Core Clock Divider"
	depends on BFIN_KERNEL_CLOCK
	default CCLK_DIV_1
	help
	  This sets the frequency of the core. It can be 1, 2, 4 or 8
	  Core Frequency = (PLL frequency) / (this setting)

config CCLK_DIV_1
	bool "1"

config CCLK_DIV_2
	bool "2"

config CCLK_DIV_4
	bool "4"

config CCLK_DIV_8
	bool "8"
endchoice

config SCLK_DIV
	int "System Clock Divider"
	depends on BFIN_KERNEL_CLOCK
	range 1 15
	default 5 if BFIN533_EZKIT
	default 5 if BFIN533_STAMP
365
	default 4 if (BFIN537_STAMP || BFIN527_EZKIT || BFIN548_EZKIT)
366 367 368 369
	default 5 if BFIN533_BLUETECHNIX_CM
	default 4 if BFIN537_BLUETECHNIX_CM
	default 4 if BFIN561_BLUETECHNIX_CM
	default 5 if BFIN561_EZKIT
370
	default 3 if H8606_HVSISTEMAS
371 372 373 374 375 376 377 378 379 380 381
	help
	  This sets the frequency of the system clock (including SDRAM or DDR).
	  This can be between 1 and 15
	  System Clock = (PLL frequency) / (this setting)

#
# Max & Min Speeds for various Chips
#
config MAX_VCO_HZ
	int
	default 600000000 if BF522
382 383
	default 400000000 if BF523
	default 400000000 if BF524
384
	default 600000000 if BF525
385
	default 400000000 if BF526
386 387 388 389 390 391 392
	default 600000000 if BF527
	default 400000000 if BF531
	default 400000000 if BF532
	default 750000000 if BF533
	default 500000000 if BF534
	default 400000000 if BF536
	default 600000000 if BF537
393 394
	default 533333333 if BF538
	default 533333333 if BF539
395
	default 600000000 if BF542
396
	default 533333333 if BF544
397 398
	default 600000000 if BF547
	default 600000000 if BF548
399
	default 533333333 if BF549
400 401 402 403 404 405 406 407
	default 600000000 if BF561

config MIN_VCO_HZ
	int
	default 50000000

config MAX_SCLK_HZ
	int
408
	default 133333333
409 410 411 412 413 414 415 416 417 418 419

config MIN_SCLK_HZ
	int
	default 27000000

comment "Kernel Timer/Scheduler"

source kernel/Kconfig.hz

comment "Memory Setup"

B
Bryan Wu 已提交
420 421 422
config MEM_SIZE
	int "SDRAM Memory Size in MBytes"
	default  32 if BFIN533_EZKIT
423
	default  64 if BFIN527_EZKIT
B
Bryan Wu 已提交
424
	default  64 if BFIN537_STAMP
425
	default  64 if BFIN548_EZKIT
B
Bryan Wu 已提交
426 427 428
	default  64 if BFIN561_EZKIT
	default 128 if BFIN533_STAMP
	default  64 if PNAV10
429
	default  32 if H8606_HVSISTEMAS
B
Bryan Wu 已提交
430 431 432

config MEM_ADD_WIDTH
	int "SDRAM Memory Address Width"
433
	depends on (!BF54x)
B
Bryan Wu 已提交
434 435
	default  9 if BFIN533_EZKIT
	default  9 if BFIN561_EZKIT
436
	default  9 if H8606_HVSISTEMAS
437
	default 10 if BFIN527_EZKIT
B
Bryan Wu 已提交
438 439 440 441
	default 10 if BFIN537_STAMP
	default 11 if BFIN533_STAMP
	default 10 if PNAV10

442 443 444 445 446 447 448 449 450 451 452 453 454

choice
	prompt "DDR SDRAM Chip Type"
	depends on BFIN548_EZKIT
	default MEM_MT46V32M16_5B

config MEM_MT46V32M16_6T
        bool "MT46V32M16_6T"

config MEM_MT46V32M16_5B
        bool "MT46V32M16_5B"
endchoice

B
Bryan Wu 已提交
455 456 457 458 459 460 461 462 463 464 465 466 467
config ENET_FLASH_PIN
	int "PF port/pin used for flash and ethernet sharing"
	depends on (BFIN533_STAMP)
	default  0
	help
	  PF port/pin used for flash and ethernet sharing to allow other PF
	  pins to be used on other platforms without having to touch common
	  code.
	  For example: PF0 --> 0,PF1 --> 1,PF2 --> 2, etc.

config BOOT_LOAD
	hex "Kernel load address for booting"
	default "0x1000"
M
Mike Frysinger 已提交
468
	range 0x1000 0x20000000
B
Bryan Wu 已提交
469 470 471 472 473 474
	help
	  This option allows you to set the load address of the kernel.
	  This can be useful if you are on a board which has a small amount
	  of memory or you wish to reserve some memory at the beginning of
	  the address space.

M
Mike Frysinger 已提交
475 476 477
	  Note that you need to keep this value above 4k (0x1000) as this
	  memory region is used to capture NULL pointer references as well
	  as some core kernel functions.
B
Bryan Wu 已提交
478

479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524
choice
	prompt "Blackfin Exception Scratch Register"
	default BFIN_SCRATCH_REG_RETN
	help
	  Select the resource to reserve for the Exception handler:
	    - RETN: Non-Maskable Interrupt (NMI)
	    - RETE: Exception Return (JTAG/ICE)
	    - CYCLES: Performance counter

	  If you are unsure, please select "RETN".

config BFIN_SCRATCH_REG_RETN
	bool "RETN"
	help
	  Use the RETN register in the Blackfin exception handler
	  as a stack scratch register.  This means you cannot
	  safely use NMI on the Blackfin while running Linux, but
	  you can debug the system with a JTAG ICE and use the
	  CYCLES performance registers.

	  If you are unsure, please select "RETN".

config BFIN_SCRATCH_REG_RETE
	bool "RETE"
	help
	  Use the RETE register in the Blackfin exception handler
	  as a stack scratch register.  This means you cannot
	  safely use a JTAG ICE while debugging a Blackfin board,
	  but you can safely use the CYCLES performance registers
	  and the NMI.

	  If you are unsure, please select "RETN".

config BFIN_SCRATCH_REG_CYCLES
	bool "CYCLES"
	help
	  Use the CYCLES register in the Blackfin exception handler
	  as a stack scratch register.  This means you cannot
	  safely use the CYCLES performance registers on a Blackfin
	  board at anytime, but you can debug the system with a JTAG
	  ICE and use the NMI.

	  If you are unsure, please select "RETN".

endchoice

B
Bryan Wu 已提交
525 526 527 528 529 530 531 532 533 534 535
endmenu


menu "Blackfin Kernel Optimizations"

comment "Memory Optimizations"

config I_ENTRY_L1
	bool "Locate interrupt entry code in L1 Memory"
	default y
	help
M
Matt LaPlante 已提交
536 537
	  If enabled, interrupt entry code (STORE/RESTORE CONTEXT) is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
538 539

config EXCPT_IRQ_SYSC_L1
M
Matt LaPlante 已提交
540
	bool "Locate entire ASM lowlevel exception / interrupt - Syscall and CPLB handler code in L1 Memory"
B
Bryan Wu 已提交
541 542
	default y
	help
M
Matt LaPlante 已提交
543
	  If enabled, the entire ASM lowlevel exception and interrupt entry code
544
	  (STORE/RESTORE CONTEXT) is linked into L1 instruction memory.
M
Matt LaPlante 已提交
545
	  (less latency)
B
Bryan Wu 已提交
546 547 548 549 550

config DO_IRQ_L1
	bool "Locate frequently called do_irq dispatcher function in L1 Memory"
	default y
	help
M
Matt LaPlante 已提交
551 552
	  If enabled, the frequently called do_irq dispatcher function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
553 554 555 556 557

config CORE_TIMER_IRQ_L1
	bool "Locate frequently called timer_interrupt() function in L1 Memory"
	default y
	help
M
Matt LaPlante 已提交
558 559
	  If enabled, the frequently called timer_interrupt() function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
560 561 562 563 564

config IDLE_L1
	bool "Locate frequently idle function in L1 Memory"
	default y
	help
M
Matt LaPlante 已提交
565 566
	  If enabled, the frequently called idle function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
567 568 569 570 571

config SCHEDULE_L1
	bool "Locate kernel schedule function in L1 Memory"
	default y
	help
M
Matt LaPlante 已提交
572 573
	  If enabled, the frequently called kernel schedule is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
574 575 576 577 578

config ARITHMETIC_OPS_L1
	bool "Locate kernel owned arithmetic functions in L1 Memory"
	default y
	help
M
Matt LaPlante 已提交
579 580
	  If enabled, arithmetic functions are linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
581 582 583 584 585

config ACCESS_OK_L1
	bool "Locate access_ok function in L1 Memory"
	default y
	help
M
Matt LaPlante 已提交
586 587
	  If enabled, the access_ok function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
588 589 590 591 592

config MEMSET_L1
	bool "Locate memset function in L1 Memory"
	default y
	help
M
Matt LaPlante 已提交
593 594
	  If enabled, the memset function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
595 596 597 598 599

config MEMCPY_L1
	bool "Locate memcpy function in L1 Memory"
	default y
	help
M
Matt LaPlante 已提交
600 601
	  If enabled, the memcpy function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
602 603 604 605 606

config SYS_BFIN_SPINLOCK_L1
	bool "Locate sys_bfin_spinlock function in L1 Memory"
	default y
	help
M
Matt LaPlante 已提交
607 608
	  If enabled, sys_bfin_spinlock function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
609 610 611 612 613

config IP_CHECKSUM_L1
	bool "Locate IP Checksum function in L1 Memory"
	default n
	help
M
Matt LaPlante 已提交
614 615
	  If enabled, the IP Checksum function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
616 617 618

config CACHELINE_ALIGNED_L1
	bool "Locate cacheline_aligned data to L1 Data Memory"
619 620
	default y if !BF54x
	default n if BF54x
B
Bryan Wu 已提交
621 622
	depends on !BF531
	help
M
Matt LaPlante 已提交
623 624
	  If enabled, cacheline_anligned data is linked
	  into L1 data memory. (less latency)
B
Bryan Wu 已提交
625 626 627 628 629 630

config SYSCALL_TAB_L1
	bool "Locate Syscall Table L1 Data Memory"
	default n
	depends on !BF531
	help
M
Matt LaPlante 已提交
631 632
	  If enabled, the Syscall LUT is linked
	  into L1 data memory. (less latency)
B
Bryan Wu 已提交
633 634 635 636 637 638

config CPLB_SWITCH_TAB_L1
	bool "Locate CPLB Switch Tables L1 Data Memory"
	default n
	depends on !BF531
	help
M
Matt LaPlante 已提交
639 640
	  If enabled, the CPLB Switch Tables are linked
	  into L1 data memory. (less latency)
B
Bryan Wu 已提交
641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663

endmenu


choice
	prompt "Kernel executes from"
	help
	  Choose the memory type that the kernel will be running in.

config RAMKERNEL
	bool "RAM"
	help
	  The kernel will be resident in RAM when running.

config ROMKERNEL
	bool "ROM"
	help
	  The kernel will be resident in FLASH/ROM when running.

endchoice

source "mm/Kconfig"

664 665 666 667 668 669 670 671
config LARGE_ALLOCS
	bool "Allow allocating large blocks (> 1MB) of memory"
	help
	  Allow the slab memory allocator to keep chains for very large
	  memory sizes - upto 32MB. You may need this if your system has
	  a lot of RAM, and you need to able to allocate very large
	  contiguous chunks. If unsure, say N.

672 673 674 675 676 677 678 679 680 681
config BFIN_GPTIMERS
	tristate "Enable Blackfin General Purpose Timers API"
	default n
	help
	  Enable support for the General Purpose Timers API.  If you
	  are unsure, say N.

	  To compile this driver as a module, choose M here: the module
	  will be called gptimers.ko.

B
Bryan Wu 已提交
682 683
config BFIN_DMA_5XX
	bool "Enable DMA Support"
684
	depends on (BF52x || BF53x || BF561 || BF54x)
B
Bryan Wu 已提交
685 686 687 688 689 690 691
	default y
	help
	  DMA driver for BF5xx.

choice
	prompt "Uncached SDRAM region"
	default DMA_UNCACHED_1M
692
	depends on BFIN_DMA_5XX
B
Bryan Wu 已提交
693 694 695 696 697 698 699 700 701 702
config DMA_UNCACHED_2M
	bool "Enable 2M DMA region"
config DMA_UNCACHED_1M
	bool "Enable 1M DMA region"
config DMA_UNCACHED_NONE
	bool "Disable DMA region"
endchoice


comment "Cache Support"
703
config BFIN_ICACHE
B
Bryan Wu 已提交
704
	bool "Enable ICACHE"
705
config BFIN_DCACHE
B
Bryan Wu 已提交
706
	bool "Enable DCACHE"
707
config BFIN_DCACHE_BANKA
B
Bryan Wu 已提交
708
	bool "Enable only 16k BankA DCACHE - BankB is SRAM"
709
	depends on BFIN_DCACHE && !BF531
B
Bryan Wu 已提交
710
	default n
711 712
config BFIN_ICACHE_LOCK
	bool "Enable Instruction Cache Locking"
B
Bryan Wu 已提交
713 714 715

choice
	prompt "Policy"
716 717 718
	depends on BFIN_DCACHE
	default BFIN_WB
config BFIN_WB
B
Bryan Wu 已提交
719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734
	bool "Write back"
	help
	  Write Back Policy:
	    Cached data will be written back to SDRAM only when needed.
	    This can give a nice increase in performance, but beware of
	    broken drivers that do not properly invalidate/flush their
	    cache.

	  Write Through Policy:
	    Cached data will always be written back to SDRAM when the
	    cache is updated.  This is a completely safe setting, but
	    performance is worse than Write Back.

	  If you are unsure of the options and you want to be safe,
	  then go with Write Through.

735
config BFIN_WT
B
Bryan Wu 已提交
736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760
	bool "Write through"
	help
	  Write Back Policy:
	    Cached data will be written back to SDRAM only when needed.
	    This can give a nice increase in performance, but beware of
	    broken drivers that do not properly invalidate/flush their
	    cache.

	  Write Through Policy:
	    Cached data will always be written back to SDRAM when the
	    cache is updated.  This is a completely safe setting, but
	    performance is worse than Write Back.

	  If you are unsure of the options and you want to be safe,
	  then go with Write Through.

endchoice

config L1_MAX_PIECE
	int "Set the max L1 SRAM pieces"
	default 16
	help
	  Set the max memory pieces for the L1 SRAM allocation algorithm.
	  Min value is 16. Max value is 1024.

761 762 763 764 765 766 767 768 769

config MPU
	bool "Enable the memory protection unit (EXPERIMENTAL)"
	default n
	help
	  Use the processor's MPU to protect applications from accessing
	  memory they do not own.  This comes at a performance penalty
	  and is recommended only for debugging.

B
Bryan Wu 已提交
770 771
comment "Asynchonous Memory Configuration"

772
menu "EBIU_AMGCTL Global Control"
B
Bryan Wu 已提交
773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839
config C_AMCKEN
	bool "Enable CLKOUT"
	default y

config C_CDPRIO
	bool "DMA has priority over core for ext. accesses"
	default n

config C_B0PEN
	depends on BF561
	bool "Bank 0 16 bit packing enable"
	default y

config C_B1PEN
	depends on BF561
	bool "Bank 1 16 bit packing enable"
	default y

config C_B2PEN
	depends on BF561
	bool "Bank 2 16 bit packing enable"
	default y

config C_B3PEN
	depends on BF561
	bool "Bank 3 16 bit packing enable"
	default n

choice
	prompt"Enable Asynchonous Memory Banks"
	default C_AMBEN_ALL

config C_AMBEN
	bool "Disable All Banks"

config C_AMBEN_B0
	bool "Enable Bank 0"

config C_AMBEN_B0_B1
	bool "Enable Bank 0 & 1"

config C_AMBEN_B0_B1_B2
	bool "Enable Bank 0 & 1 & 2"

config C_AMBEN_ALL
	bool "Enable All Banks"
endchoice
endmenu

menu "EBIU_AMBCTL Control"
config BANK_0
	hex "Bank 0"
	default 0x7BB0

config BANK_1
	hex "Bank 1"
	default 0x7BB0

config BANK_2
	hex "Bank 2"
	default 0x7BB0

config BANK_3
	hex "Bank 3"
	default 0x99B3
endmenu

840 841 842 843 844 845 846 847 848 849 850 851 852 853
config EBIU_MBSCTLVAL
	hex "EBIU Bank Select Control Register"
	depends on BF54x
	default 0

config EBIU_MODEVAL
	hex "Flash Memory Mode Control Register"
	depends on BF54x
	default 1

config EBIU_FCTLVAL
	hex "Flash Memory Bank Control Register"
	depends on BF54x
	default 6
B
Bryan Wu 已提交
854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898
endmenu

#############################################################################
menu "Bus options (PCI, PCMCIA, EISA, MCA, ISA)"

config PCI
	bool "PCI support"
	help
	  Support for PCI bus.

source "drivers/pci/Kconfig"

config HOTPLUG
	bool "Support for hot-pluggable device"
	  help
	  Say Y here if you want to plug devices into your computer while
	  the system is running, and be able to use them quickly.  In many
	  cases, the devices can likewise be unplugged at any time too.

	  One well known example of this is PCMCIA- or PC-cards, credit-card
	  size devices such as network cards, modems or hard drives which are
	  plugged into slots found on all modern laptop computers.  Another
	  example, used on modern desktops as well as laptops, is USB.

	  Enable HOTPLUG and KMOD, and build a modular kernel.  Get agent
	  software (at <http://linux-hotplug.sourceforge.net/>) and install it.
	  Then your kernel will automatically call out to a user mode "policy
	  agent" (/sbin/hotplug) to load modules and set up software needed
	  to use devices as you hotplug them.

source "drivers/pcmcia/Kconfig"

source "drivers/pci/hotplug/Kconfig"

endmenu

menu "Executable file formats"

source "fs/Kconfig.binfmt"

endmenu

menu "Power management options"
source "kernel/power/Kconfig"

J
Johannes Berg 已提交
899 900 901 902
config ARCH_SUSPEND_POSSIBLE
	def_bool y
	depends on !SMP

B
Bryan Wu 已提交
903
choice
904
	prompt "Default Power Saving Mode"
B
Bryan Wu 已提交
905
	depends on PM
906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932
	default PM_BFIN_SLEEP_DEEPER
config  PM_BFIN_SLEEP_DEEPER
	bool "Sleep Deeper"
	help
	  Sleep "Deeper" Mode (High Power Savings) - This mode reduces dynamic
	  power dissipation by disabling the clock to the processor core (CCLK).
	  Furthermore, Standby sets the internal power supply voltage (VDDINT)
	  to 0.85 V to provide the greatest power savings, while preserving the
	  processor state.
	  The PLL and system clock (SCLK) continue to operate at a very low
	  frequency of about 3.3 MHz. To preserve data integrity in the SDRAM,
	  the SDRAM is put into Self Refresh Mode. Typically an external event
	  such as GPIO interrupt or RTC activity wakes up the processor.
	  Various Peripherals such as UART, SPORT, PPI may not function as
	  normal during Sleep Deeper, due to the reduced SCLK frequency.
	  When in the sleep mode, system DMA access to L1 memory is not supported.

config  PM_BFIN_SLEEP
	bool "Sleep"
	help
	  Sleep Mode (High Power Savings) - The sleep mode reduces power
	  dissipation by disabling the clock to the processor core (CCLK).
	  The PLL and system clock (SCLK), however, continue to operate in
	  this mode. Typically an external event or RTC activity will wake
	  up the processor. When in the sleep mode,
	  system DMA access to L1 memory is not supported.
endchoice
B
Bryan Wu 已提交
933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960

config PM_WAKEUP_BY_GPIO
	bool "Cause Wakeup Event by GPIO"

config PM_WAKEUP_GPIO_NUMBER
	int "Wakeup GPIO number"
	range 0 47
	depends on PM_WAKEUP_BY_GPIO
	default 2 if BFIN537_STAMP

choice
	prompt "GPIO Polarity"
	depends on PM_WAKEUP_BY_GPIO
	default PM_WAKEUP_GPIO_POLAR_H
config  PM_WAKEUP_GPIO_POLAR_H
	bool "Active High"
config  PM_WAKEUP_GPIO_POLAR_L
	bool "Active Low"
config  PM_WAKEUP_GPIO_POLAR_EDGE_F
	bool "Falling EDGE"
config  PM_WAKEUP_GPIO_POLAR_EDGE_R
	bool "Rising EDGE"
config  PM_WAKEUP_GPIO_POLAR_EDGE_B
	bool "Both EDGE"
endchoice

endmenu

961
if (BF537 || BF533 || BF54x)
B
Bryan Wu 已提交
962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982

menu "CPU Frequency scaling"

source "drivers/cpufreq/Kconfig"

config CPU_FREQ
	bool
	default n
	help
	  If you want to enable this option, you should select the
	  DPMC driver from Character Devices.
endmenu

endif

source "net/Kconfig"

source "drivers/Kconfig"

source "fs/Kconfig"

983
source "arch/blackfin/Kconfig.debug"
B
Bryan Wu 已提交
984 985 986 987 988 989

source "security/Kconfig"

source "crypto/Kconfig"

source "lib/Kconfig"