asoc cache layer can't support this kind of spi registers well.
remove cache support and read/write registers directly
Signed-off-by: NScott Jiang <scott.jiang.linux@gmail.com>
Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com>