Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
GitCode
Gitignore
提交
4457dcc5
G
Gitignore
项目概览
GitCode
/
Gitignore
1 年多 前同步成功
通知
294
Star
150836
Fork
84116
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
G
Gitignore
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
提交
4457dcc5
编写于
6月 01, 2015
作者:
A
andres-mancera
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
Cleaning-up some of the comments that had been previously added.
上级
b2e72cc1
变更
1
显示空白变更内容
内联
并排
Showing
1 changed file
with
16 addition
and
37 deletion
+16
-37
Global/SynopsysVCS.gitignore
Global/SynopsysVCS.gitignore
+16
-37
未找到文件。
Global/SynopsysVCS.gitignore
浏览文件 @
4457dcc5
########## Waveforms #######################################
# Waveform formats
# Value Change Dumping (VCD) - IEEE Standard
*.vcd
*.vcd
# VCDlus Dumping (VPD) - Synopsys proprietary format
*.vpd
*.vpd
# Extended VCD (EVCD) - Dump only port information
*.evcd
*.evcd
# Fast Signal DataBase (FSDB)
*.fsdb
*.fsdb
# Default name of the simulation executable. A different name can be
########## Simulation executable file ######################
# specified with this switch (the associated daidir database name is
# Default name of the simulation executable. A different
# also taken from here): -o <path>/<filename>
# name can be specified with this switch (the associated
# daidir database name is also taken from here)
# -o <path>/<filename>
simv
simv
# Generated for Verilog and VHDL top configs
########## Intermediate files used for simulation ##########
# Generated for Verilog top configs
simv.daidir/
simv.daidir/
# Generated for VHDL top configs
simv.db.dir/
simv.db.dir/
# Infrastructure necessary to co-simulate SystemC models
# with Verilog/VHDL models. An alternate directory may
# be specified with this switch:
# -Mdir=<directory_path>
csrc/
# Infrastructure necessary to co-simulate SystemC models with
# Verilog/VHDL models. An alternate directory may be specified with this
# switch: -Mdir=<directory_path>
csrc/
########### Log files ######################################
# Log file - the following switch allows to specify the file that will be
# The switch below allows to specify the file that will be
# used to write all messages from simulation: -l <filename>
# used to write all messages from simulation
# -l <filename>
*.log
*.log
# Coverage results (generated with urg) and database location. The
########## Coverage-related files ##########################
# following switch can also be used: urg -dir <coverage_directory>.vdb
# Generation of coverage result reports is done with urg
# and the database location is specified with this switch:
# urg -dir <coverage_directory>.vdb
simv.vdb/
simv.vdb/
urgReport/
urgReport/
# DVE and UCLI related files.
########## DVE, UCLI related files #########################
# DVE produces some logs that are created in this directory.
DVEfiles/
DVEfiles/
ucli.key
ucli.key
# When the design is elaborated for DirectC, the following file is created
########## C Language interface ############################
# with declarations for C/C++ functions.
# When the design is elaborated for DirectC, VCS will create
# a file in the current directory with declarations for
# C/C++ functions.
vc_hdrs.h
vc_hdrs.h
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录