Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
2345VOR
rt-thread
提交
09d3599f
R
rt-thread
项目概览
2345VOR
/
rt-thread
与 Fork 源项目一致
Fork自
RT-Thread / rt-thread
通知
1
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
R
rt-thread
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
提交
09d3599f
编写于
8月 30, 2017
作者:
T
tanek liang
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
[bsp] clean code
上级
bb628314
变更
4
显示空白变更内容
内联
并排
Showing
4 changed file
with
25 addition
and
73 deletion
+25
-73
bsp/gd32450z-eval/applications/application.c
bsp/gd32450z-eval/applications/application.c
+0
-21
bsp/gd32450z-eval/drivers/drv_spi.c
bsp/gd32450z-eval/drivers/drv_spi.c
+14
-41
bsp/gd32450z-eval/drivers/drv_spi.h
bsp/gd32450z-eval/drivers/drv_spi.h
+8
-8
bsp/gd32450z-eval/drivers/drv_spi_flash.c
bsp/gd32450z-eval/drivers/drv_spi_flash.c
+3
-3
未找到文件。
bsp/gd32450z-eval/applications/application.c
浏览文件 @
09d3599f
...
...
@@ -34,17 +34,6 @@
#include <gd32f4xx.h>
void
gd_eval_led_init
(
void
)
{
/* enable the led clock */
rcu_periph_clock_enable
(
RCU_GPIOD
);
/* configure led GPIO port */
gpio_mode_set
(
GPIOD
,
GPIO_MODE_OUTPUT
,
GPIO_PUPD_NONE
,
GPIO_PIN_4
);
gpio_output_options_set
(
GPIOD
,
GPIO_OTYPE_PP
,
GPIO_OSPEED_50MHZ
,
GPIO_PIN_4
);
GPIO_BC
(
GPIOD
)
=
GPIO_PIN_4
;
}
void
rt_init_thread_entry
(
void
*
parameter
)
{
/* initialization RT-Thread Components */
...
...
@@ -52,8 +41,6 @@ void rt_init_thread_entry(void* parameter)
rt_components_init
();
#endif
gd_eval_led_init
();
#ifdef RT_USING_GUIENGINE
{
rt_device_t
device
;
...
...
@@ -80,14 +67,6 @@ void rt_init_thread_entry(void* parameter)
#endif
/* RT_USING_DFS_ELMFAT */
#endif
/* DFS */
while
(
1
)
{
GPIO_TG
(
GPIOD
)
=
GPIO_PIN_4
;
rt_thread_delay
(
RT_TICK_PER_SECOND
);
}
}
int
rt_application_init
()
{
...
...
bsp/gd32450z-eval/drivers/drv_spi.c
浏览文件 @
09d3599f
...
...
@@ -39,7 +39,7 @@
static
rt_err_t
configure
(
struct
rt_spi_device
*
device
,
struct
rt_spi_configuration
*
configuration
);
static
rt_uint32_t
xfer
(
struct
rt_spi_device
*
device
,
struct
rt_spi_message
*
message
);
static
struct
rt_spi_ops
stm
32_spi_ops
=
static
struct
rt_spi_ops
gd
32_spi_ops
=
{
configure
,
xfer
...
...
@@ -49,7 +49,7 @@ static rt_err_t configure(struct rt_spi_device* device,
struct
rt_spi_configuration
*
configuration
)
{
struct
rt_spi_bus
*
spi_bus
=
(
struct
rt_spi_bus
*
)
device
->
bus
;
struct
stm32f4_spi
*
f4_spi
=
(
struct
stm
32f4_spi
*
)
spi_bus
->
parent
.
user_data
;
struct
gd32f4_spi
*
f4_spi
=
(
struct
gd
32f4_spi
*
)
spi_bus
->
parent
.
user_data
;
spi_parameter_struct
spi_init_struct
;
...
...
@@ -172,10 +172,10 @@ static rt_err_t configure(struct rt_spi_device* device,
static
rt_uint32_t
xfer
(
struct
rt_spi_device
*
device
,
struct
rt_spi_message
*
message
)
{
struct
rt_spi_bus
*
stm
32_spi_bus
=
(
struct
rt_spi_bus
*
)
device
->
bus
;
struct
stm32f4_spi
*
f4_spi
=
(
struct
stm32f4_spi
*
)
stm
32_spi_bus
->
parent
.
user_data
;
struct
rt_spi_bus
*
gd
32_spi_bus
=
(
struct
rt_spi_bus
*
)
device
->
bus
;
struct
gd32f4_spi
*
f4_spi
=
(
struct
gd32f4_spi
*
)
gd
32_spi_bus
->
parent
.
user_data
;
struct
rt_spi_configuration
*
config
=
&
device
->
config
;
struct
stm32_spi_cs
*
stm
32_spi_cs
=
device
->
parent
.
user_data
;
struct
gd32_spi_cs
*
gd
32_spi_cs
=
device
->
parent
.
user_data
;
uint32_t
spi_periph
=
f4_spi
->
spi_periph
;
RT_ASSERT
(
device
!=
NULL
);
...
...
@@ -184,7 +184,7 @@ static rt_uint32_t xfer(struct rt_spi_device* device, struct rt_spi_message* mes
/* take CS */
if
(
message
->
cs_take
)
{
gpio_bit_reset
(
stm32_spi_cs
->
GPIOx
,
stm
32_spi_cs
->
GPIO_Pin
);
gpio_bit_reset
(
gd32_spi_cs
->
GPIOx
,
gd
32_spi_cs
->
GPIO_Pin
);
DEBUG_PRINTF
(
"spi take cs
\n
"
);
}
...
...
@@ -206,7 +206,7 @@ static rt_uint32_t xfer(struct rt_spi_device* device, struct rt_spi_message* mes
data
=
*
send_ptr
++
;
}
// Todo: replace register read/write by
stm
32f4 lib
// Todo: replace register read/write by
gd
32f4 lib
//Wait until the transmit buffer is empty
while
(
RESET
==
spi_i2s_flag_get
(
spi_periph
,
SPI_FLAG_TBE
));
// Send the byte
...
...
@@ -260,7 +260,7 @@ static rt_uint32_t xfer(struct rt_spi_device* device, struct rt_spi_message* mes
/* release CS */
if
(
message
->
cs_release
)
{
gpio_bit_set
(
stm32_spi_cs
->
GPIOx
,
stm
32_spi_cs
->
GPIO_Pin
);
gpio_bit_set
(
gd32_spi_cs
->
GPIOx
,
gd
32_spi_cs
->
GPIO_Pin
);
DEBUG_PRINTF
(
"spi release cs
\n
"
);
}
...
...
@@ -270,7 +270,7 @@ static rt_uint32_t xfer(struct rt_spi_device* device, struct rt_spi_message* mes
static
struct
rt_spi_bus
spi_bus
[];
static
const
struct
stm
32f4_spi
spis
[]
=
{
static
const
struct
gd
32f4_spi
spis
[]
=
{
#ifdef RT_USING_SPI0
{
SPI0
,
RCU_SPI0
,
&
spi_bus
[
0
]},
#endif
...
...
@@ -298,15 +298,15 @@ static const struct stm32f4_spi spis[] = {
static
struct
rt_spi_bus
spi_bus
[
ARR_LEN
(
spis
)];
/** \brief init and register
stm
32 spi bus.
/** \brief init and register
gd
32 spi bus.
*
* \param SPI:
STM
32 SPI, e.g: SPI1,SPI2,SPI3.
* \param SPI:
gd
32 SPI, e.g: SPI1,SPI2,SPI3.
* \param spi_bus_name: spi bus name, e.g: "spi1"
* \return
*
*/
rt_err_t
stm
32_spi_bus_register
(
uint32_t
spi_periph
,
//struct
stm32_spi_bus * stm
32_spi,
rt_err_t
gd
32_spi_bus_register
(
uint32_t
spi_periph
,
//struct
gd32_spi_bus * gd
32_spi,
const
char
*
spi_bus_name
)
{
int
i
;
...
...
@@ -319,38 +319,11 @@ rt_err_t stm32_spi_bus_register(uint32_t spi_periph,
{
rcu_periph_clock_enable
(
spis
[
i
].
spi_clk
);
spis
[
i
].
spi_bus
->
parent
.
user_data
=
(
void
*
)
&
spis
[
i
];
rt_spi_bus_register
(
spis
[
i
].
spi_bus
,
spi_bus_name
,
&
stm
32_spi_ops
);
rt_spi_bus_register
(
spis
[
i
].
spi_bus
,
spi_bus_name
,
&
gd
32_spi_ops
);
return
RT_EOK
;
}
}
return
RT_ERROR
;
#ifdef SPI_USE_DMA
/* Configure the DMA handler for Transmission process */
p_spi_bus
->
hdma_tx
.
Init
.
Direction
=
DMA_MEMORY_TO_PERIPH
;
p_spi_bus
->
hdma_tx
.
Init
.
PeriphInc
=
DMA_PINC_DISABLE
;
//p_spi_bus->hdma_tx.Init.MemInc = DMA_MINC_ENABLE;
p_spi_bus
->
hdma_tx
.
Init
.
PeriphDataAlignment
=
DMA_PDATAALIGN_BYTE
;
p_spi_bus
->
hdma_tx
.
Init
.
MemDataAlignment
=
DMA_MDATAALIGN_BYTE
;
p_spi_bus
->
hdma_tx
.
Init
.
Mode
=
DMA_NORMAL
;
p_spi_bus
->
hdma_tx
.
Init
.
Priority
=
DMA_PRIORITY_LOW
;
p_spi_bus
->
hdma_tx
.
Init
.
FIFOMode
=
DMA_FIFOMODE_DISABLE
;
p_spi_bus
->
hdma_tx
.
Init
.
FIFOThreshold
=
DMA_FIFO_THRESHOLD_FULL
;
p_spi_bus
->
hdma_tx
.
Init
.
MemBurst
=
DMA_MBURST_INC4
;
p_spi_bus
->
hdma_tx
.
Init
.
PeriphBurst
=
DMA_PBURST_INC4
;
p_spi_bus
->
hdma_rx
.
Init
.
Direction
=
DMA_PERIPH_TO_MEMORY
;
p_spi_bus
->
hdma_rx
.
Init
.
PeriphInc
=
DMA_PINC_DISABLE
;
//p_spi_bus->hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
p_spi_bus
->
hdma_rx
.
Init
.
PeriphDataAlignment
=
DMA_PDATAALIGN_BYTE
;
p_spi_bus
->
hdma_rx
.
Init
.
MemDataAlignment
=
DMA_MDATAALIGN_BYTE
;
p_spi_bus
->
hdma_rx
.
Init
.
Mode
=
DMA_NORMAL
;
p_spi_bus
->
hdma_rx
.
Init
.
Priority
=
DMA_PRIORITY_HIGH
;
p_spi_bus
->
hdma_rx
.
Init
.
FIFOMode
=
DMA_FIFOMODE_DISABLE
;
p_spi_bus
->
hdma_rx
.
Init
.
FIFOThreshold
=
DMA_FIFO_THRESHOLD_FULL
;
p_spi_bus
->
hdma_rx
.
Init
.
MemBurst
=
DMA_MBURST_INC4
;
p_spi_bus
->
hdma_rx
.
Init
.
PeriphBurst
=
DMA_PBURST_INC4
;
#endif
}
#endif
bsp/gd32450z-eval/drivers/drv_spi.h
浏览文件 @
09d3599f
/*
* File :
stm
32f20x_40x_spi.h
* File :
gd
32f20x_40x_spi.h
* This file is part of RT-Thread RTOS
* COPYRIGHT (C) 2009 RT-Thread Develop Team
*
...
...
@@ -12,15 +12,15 @@
* 20012-01-01 aozima first implementation.
*/
#ifndef
STM
32F20X_40X_SPI_H_INCLUDED
#define
STM
32F20X_40X_SPI_H_INCLUDED
#ifndef
gd
32F20X_40X_SPI_H_INCLUDED
#define
gd
32F20X_40X_SPI_H_INCLUDED
#include <rtthread.h>
#include <drivers/spi.h>
#include "gd32f4xx.h"
struct
stm
32f4_spi
struct
gd
32f4_spi
{
uint32_t
spi_periph
;
rcu_periph_enum
spi_clk
;
...
...
@@ -28,15 +28,15 @@ struct stm32f4_spi
};
struct
stm
32_spi_cs
struct
gd
32_spi_cs
{
uint32_t
GPIOx
;
uint32_t
GPIO_Pin
;
};
/* public function */
rt_err_t
stm
32_spi_bus_register
(
uint32_t
spi_periph
,
//struct
stm32_spi_bus * stm
32_spi,
rt_err_t
gd
32_spi_bus_register
(
uint32_t
spi_periph
,
//struct
gd32_spi_bus * gd
32_spi,
const
char
*
spi_bus_name
);
#endif //
STM
32F20X_40X_SPI_H_INCLUDED
#endif //
gd
32F20X_40X_SPI_H_INCLUDED
bsp/gd32450z-eval/drivers/drv_spi_flash.c
浏览文件 @
09d3599f
/*
* File :
stm
32f20x_40x_spi.c
* File :
gd
32f20x_40x_spi.c
* This file is part of RT-Thread RTOS
* COPYRIGHT (C) 2009 RT-Thread Develop Team
*
...
...
@@ -50,7 +50,7 @@ static int rt_hw_spi5_init(void)
gpio_mode_set
(
GPIOG
,
GPIO_MODE_AF
,
GPIO_PUPD_NONE
,
GPIO_PIN_10
|
GPIO_PIN_11
|
GPIO_PIN_12
|
GPIO_PIN_13
|
GPIO_PIN_14
);
gpio_output_options_set
(
GPIOG
,
GPIO_OTYPE_PP
,
GPIO_OSPEED_200MHZ
,
GPIO_PIN_10
|
GPIO_PIN_11
|
GPIO_PIN_12
|
GPIO_PIN_13
|
GPIO_PIN_14
);
result
=
stm
32_spi_bus_register
(
SPI5
,
SPI_BUS_NAME
);
result
=
gd
32_spi_bus_register
(
SPI5
,
SPI_BUS_NAME
);
if
(
result
!=
RT_EOK
)
{
return
result
;
...
...
@@ -60,7 +60,7 @@ static int rt_hw_spi5_init(void)
/* attach cs */
{
static
struct
rt_spi_device
spi_device
;
static
struct
stm
32_spi_cs
spi_cs
;
static
struct
gd
32_spi_cs
spi_cs
;
rt_err_t
result
;
spi_cs
.
GPIOx
=
GPIOG
;
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录