hl_cpu_simd_sse.cuh 3.5 KB
Newer Older
L
Liu Yiqun 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142
/* Copyright (c) 2016 PaddlePaddle Authors. All Rights Reserve.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License. */

#ifndef HL_CPU_SIMD_SSE_CUH_
#define HL_CPU_SIMD_SSE_CUH_

#include <mmintrin.h>
#include <xmmintrin.h>
#include <emmintrin.h>

#define VECTOR_SIMD true
#define VECTOR_SIZE 16
#define VECTOR_SET  hl_vec_set

#ifndef PADDLE_TYPE_DOUBLE

typedef __m128  vecType;

/* number of float in vector */
#define VECTOR_LEN  4

template <class Agg>
inline real hl_agg_op(Agg agg, vecType mm) {
  __m128 lo = _mm_unpacklo_ps(mm, mm);
  __m128 hi = _mm_unpackhi_ps(mm, mm);
  __m128 tmp1 = agg.vecOp(lo, hi);
  __m128 tmp2 = _mm_movehl_ps(tmp1, tmp1);
  __m128 ret = agg.vecOp(tmp1, tmp2);

  return _mm_cvtss_f32(ret);
}

inline __m128 hl_vec_set(const real f) {
  return _mm_set_ps1(f);
}

inline __m128 hl_vec_max(const __m128 a, const __m128 b) {
  return _mm_max_ps(a, b);
}

inline __m128 hl_vec_min(const __m128 a, const __m128 b) {
  return _mm_min_ps(a, b);
}

inline __m128 hl_vec_add(const __m128 a, const __m128 b) {
  return _mm_add_ps(a, b);
}

inline __m128 hl_vec_sub(const __m128 a, const __m128 b) {
  return _mm_sub_ps(a, b);
}

inline __m128 hl_vec_mul(const __m128 a, const __m128 b) {
  return _mm_mul_ps(a, b);
}

inline __m128 hl_vec_div(const __m128 a, const __m128 b) {
  return _mm_div_ps(a, b);
}

inline __m128 hl_vec_classification_error(const __m128 a,
                                          const __m128 b,
                                          const __m128 p,
                                          const __m128 r) {
  __m128 tmp1 = _mm_cmpgt_ps(a, p);
  __m128 tmp2 = _mm_cmpgt_ps(b, p);
  __m128 tmp3 = _mm_xor_ps(tmp1, tmp2);
  return _mm_and_ps(tmp3, r);
}

#else

typedef __m128d vecType;

/* number of double in vector */
#define VECTOR_LEN  2

template <class Agg>
inline real hl_agg_op(Agg agg, vecType mm) {
  __m128d lo = _mm_unpacklo_pd(mm, mm);
  __m128d hi = _mm_unpackhi_pd(mm, mm);
  __m128d ret = agg.vecOp(lo, hi);

  return _mm_cvtsd_f64(ret);
}

inline __m128d hl_vec_set(const real d) {
#if defined(__APPLE__) || defined(__OSX__)
  return _mm_set1_pd(d);
#else
  return _mm_set_pd1(d);
#endif
}

inline __m128d hl_vec_max(const __m128d a, const __m128d b) {
  return _mm_max_pd(a, b);
}

inline __m128d hl_vec_min(const __m128d a, const __m128d b) {
  return _mm_min_pd(a, b);
}

inline __m128d hl_vec_add(const __m128d a, const __m128d b) {
  return _mm_add_pd(a, b);
}

inline __m128d hl_vec_sub(const __m128d a, const __m128d b) {
  return _mm_sub_pd(a, b);
}

inline __m128d hl_vec_mul(const __m128d a, const __m128d b) {
  return _mm_mul_pd(a, b);
}

inline __m128d hl_vec_div(const __m128d a, const __m128d b) {
  return _mm_div_pd(a, b);
}

inline __m128d hl_vec_classification_error(const __m128d a,
                                           const __m128d b,
                                           const __m128d p,
                                           const __m128d r) {
  __m128d tmp1 = _mm_cmpgt_pd(a, p);
  __m128d tmp2 = _mm_cmpgt_pd(b, p);
  __m128d tmp3 = _mm_xor_pd(tmp1, tmp2);
  return _mm_and_pd(tmp3, r);
}

#endif

#endif  // HL_CPU_SIMD_SSE_CUH_