From e3ba233dc01db31593cc4f477e6bec7a159b840e Mon Sep 17 00:00:00 2001 From: tyustli <1225613647@qq.com> Date: Fri, 13 Sep 2019 09:56:23 +0800 Subject: [PATCH] add stm32h743-st-nucleo bsp --- bsp/stm32/stm32h743-st-nucleo/.config | 423 +++ bsp/stm32/stm32h743-st-nucleo/.gitignore | 42 + bsp/stm32/stm32h743-st-nucleo/Kconfig | 21 + bsp/stm32/stm32h743-st-nucleo/README.md | 109 + bsp/stm32/stm32h743-st-nucleo/SConscript | 14 + bsp/stm32/stm32h743-st-nucleo/SConstruct | 59 + .../applications/SConscript | 12 + .../stm32h743-st-nucleo/applications/main.c | 32 + .../board/CubeMX_Config/.mxproject | 14 + .../board/CubeMX_Config/CubeMX_Config.ioc | 163 ++ .../board/CubeMX_Config/Inc/main.h | 71 + .../CubeMX_Config/Inc/stm32h7xx_hal_conf.h | 456 ++++ .../board/CubeMX_Config/Inc/stm32h7xx_it.h | 69 + .../board/CubeMX_Config/Src/main.c | 266 ++ .../CubeMX_Config/Src/stm32h7xx_hal_msp.c | 148 ++ .../board/CubeMX_Config/Src/stm32h7xx_it.c | 203 ++ .../CubeMX_Config/Src/system_stm32h7xx.c | 365 +++ bsp/stm32/stm32h743-st-nucleo/board/Kconfig | 38 + .../stm32h743-st-nucleo/board/SConscript | 25 + bsp/stm32/stm32h743-st-nucleo/board/board.c | 72 + bsp/stm32/stm32h743-st-nucleo/board/board.h | 49 + .../board/linker_scripts/link.icf | 28 + .../board/linker_scripts/link.lds | 157 ++ .../board/linker_scripts/link.sct | 15 + .../stm32h743-st-nucleo/figures/board.jpg | Bin 0 -> 76339 bytes bsp/stm32/stm32h743-st-nucleo/project.ewp | 2327 +++++++++++++++++ bsp/stm32/stm32h743-st-nucleo/project.eww | 10 + bsp/stm32/stm32h743-st-nucleo/project.uvoptx | 1040 ++++++++ bsp/stm32/stm32h743-st-nucleo/project.uvprojx | 762 ++++++ bsp/stm32/stm32h743-st-nucleo/rtconfig.h | 175 ++ bsp/stm32/stm32h743-st-nucleo/rtconfig.py | 144 + bsp/stm32/stm32h743-st-nucleo/template.ewp | 2074 +++++++++++++++ bsp/stm32/stm32h743-st-nucleo/template.eww | 10 + bsp/stm32/stm32h743-st-nucleo/template.uvoptx | 184 ++ .../stm32h743-st-nucleo/template.uvprojx | 390 +++ 35 files changed, 9967 insertions(+) create mode 100644 bsp/stm32/stm32h743-st-nucleo/.config create mode 100644 bsp/stm32/stm32h743-st-nucleo/.gitignore create mode 100644 bsp/stm32/stm32h743-st-nucleo/Kconfig create mode 100644 bsp/stm32/stm32h743-st-nucleo/README.md create mode 100644 bsp/stm32/stm32h743-st-nucleo/SConscript create mode 100644 bsp/stm32/stm32h743-st-nucleo/SConstruct create mode 100644 bsp/stm32/stm32h743-st-nucleo/applications/SConscript create mode 100644 bsp/stm32/stm32h743-st-nucleo/applications/main.c create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/.mxproject create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/main.h create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/stm32h7xx_hal_conf.h create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/stm32h7xx_it.h create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/main.c create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/stm32h7xx_hal_msp.c create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/stm32h7xx_it.c create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/system_stm32h7xx.c create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/Kconfig create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/SConscript create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/board.c create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/board.h create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.icf create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.lds create mode 100644 bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.sct create mode 100644 bsp/stm32/stm32h743-st-nucleo/figures/board.jpg create mode 100644 bsp/stm32/stm32h743-st-nucleo/project.ewp create mode 100644 bsp/stm32/stm32h743-st-nucleo/project.eww create mode 100644 bsp/stm32/stm32h743-st-nucleo/project.uvoptx create mode 100644 bsp/stm32/stm32h743-st-nucleo/project.uvprojx create mode 100644 bsp/stm32/stm32h743-st-nucleo/rtconfig.h create mode 100644 bsp/stm32/stm32h743-st-nucleo/rtconfig.py create mode 100644 bsp/stm32/stm32h743-st-nucleo/template.ewp create mode 100644 bsp/stm32/stm32h743-st-nucleo/template.eww create mode 100644 bsp/stm32/stm32h743-st-nucleo/template.uvoptx create mode 100644 bsp/stm32/stm32h743-st-nucleo/template.uvprojx diff --git a/bsp/stm32/stm32h743-st-nucleo/.config b/bsp/stm32/stm32h743-st-nucleo/.config new file mode 100644 index 000000000..e7efab6a5 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/.config @@ -0,0 +1,423 @@ +# +# Automatically generated file; DO NOT EDIT. +# RT-Thread Configuration +# + +# +# RT-Thread Kernel +# +CONFIG_RT_NAME_MAX=8 +# CONFIG_RT_USING_ARCH_DATA_TYPE is not set +# CONFIG_RT_USING_SMP is not set +CONFIG_RT_ALIGN_SIZE=4 +# CONFIG_RT_THREAD_PRIORITY_8 is not set +CONFIG_RT_THREAD_PRIORITY_32=y +# CONFIG_RT_THREAD_PRIORITY_256 is not set +CONFIG_RT_THREAD_PRIORITY_MAX=32 +CONFIG_RT_TICK_PER_SECOND=1000 +CONFIG_RT_USING_OVERFLOW_CHECK=y +CONFIG_RT_USING_HOOK=y +CONFIG_RT_USING_IDLE_HOOK=y +CONFIG_RT_IDLE_HOOK_LIST_SIZE=4 +CONFIG_IDLE_THREAD_STACK_SIZE=256 +# CONFIG_RT_USING_TIMER_SOFT is not set +CONFIG_RT_DEBUG=y +# CONFIG_RT_DEBUG_COLOR is not set +# CONFIG_RT_DEBUG_INIT_CONFIG is not set +# CONFIG_RT_DEBUG_THREAD_CONFIG is not set +# CONFIG_RT_DEBUG_SCHEDULER_CONFIG is not set +# CONFIG_RT_DEBUG_IPC_CONFIG is not set +# CONFIG_RT_DEBUG_TIMER_CONFIG is not set +# CONFIG_RT_DEBUG_IRQ_CONFIG is not set +# CONFIG_RT_DEBUG_MEM_CONFIG is not set +# CONFIG_RT_DEBUG_SLAB_CONFIG is not set +# CONFIG_RT_DEBUG_MEMHEAP_CONFIG is not set +# CONFIG_RT_DEBUG_MODULE_CONFIG is not set + +# +# Inter-Thread communication +# +CONFIG_RT_USING_SEMAPHORE=y +CONFIG_RT_USING_MUTEX=y +CONFIG_RT_USING_EVENT=y +CONFIG_RT_USING_MAILBOX=y +CONFIG_RT_USING_MESSAGEQUEUE=y +# CONFIG_RT_USING_SIGNALS is not set + +# +# Memory Management +# +CONFIG_RT_USING_MEMPOOL=y +# CONFIG_RT_USING_MEMHEAP is not set +# CONFIG_RT_USING_NOHEAP is not set +CONFIG_RT_USING_SMALL_MEM=y +# CONFIG_RT_USING_SLAB is not set +# CONFIG_RT_USING_MEMTRACE is not set +CONFIG_RT_USING_HEAP=y + +# +# Kernel Device Object +# +CONFIG_RT_USING_DEVICE=y +# CONFIG_RT_USING_DEVICE_OPS is not set +# CONFIG_RT_USING_INTERRUPT_INFO is not set +CONFIG_RT_USING_CONSOLE=y +CONFIG_RT_CONSOLEBUF_SIZE=128 +CONFIG_RT_CONSOLE_DEVICE_NAME="uart3" +CONFIG_RT_VER_NUM=0x40002 +CONFIG_ARCH_ARM=y +CONFIG_RT_USING_CPU_FFS=y +CONFIG_ARCH_ARM_CORTEX_M=y +CONFIG_ARCH_ARM_CORTEX_M7=y +# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set + +# +# RT-Thread Components +# +CONFIG_RT_USING_COMPONENTS_INIT=y +CONFIG_RT_USING_USER_MAIN=y +CONFIG_RT_MAIN_THREAD_STACK_SIZE=2048 +CONFIG_RT_MAIN_THREAD_PRIORITY=10 + +# +# C++ features +# +# CONFIG_RT_USING_CPLUSPLUS is not set + +# +# Command shell +# +CONFIG_RT_USING_FINSH=y +CONFIG_FINSH_THREAD_NAME="tshell" +CONFIG_FINSH_USING_HISTORY=y +CONFIG_FINSH_HISTORY_LINES=5 +CONFIG_FINSH_USING_SYMTAB=y +CONFIG_FINSH_USING_DESCRIPTION=y +# CONFIG_FINSH_ECHO_DISABLE_DEFAULT is not set +CONFIG_FINSH_THREAD_PRIORITY=20 +CONFIG_FINSH_THREAD_STACK_SIZE=4096 +CONFIG_FINSH_CMD_SIZE=80 +# CONFIG_FINSH_USING_AUTH is not set +CONFIG_FINSH_USING_MSH=y +CONFIG_FINSH_USING_MSH_DEFAULT=y +CONFIG_FINSH_USING_MSH_ONLY=y +CONFIG_FINSH_ARG_MAX=10 + +# +# Device virtual file system +# +# CONFIG_RT_USING_DFS is not set + +# +# Device Drivers +# +CONFIG_RT_USING_DEVICE_IPC=y +CONFIG_RT_PIPE_BUFSZ=512 +# CONFIG_RT_USING_SYSTEM_WORKQUEUE is not set +CONFIG_RT_USING_SERIAL=y +CONFIG_RT_SERIAL_USING_DMA=y +CONFIG_RT_SERIAL_RB_BUFSZ=64 +# CONFIG_RT_USING_CAN is not set +# CONFIG_RT_USING_HWTIMER is not set +# CONFIG_RT_USING_CPUTIME is not set +# CONFIG_RT_USING_I2C is not set +CONFIG_RT_USING_PIN=y +# CONFIG_RT_USING_ADC is not set +# CONFIG_RT_USING_PWM is not set +# CONFIG_RT_USING_MTD_NOR is not set +# CONFIG_RT_USING_MTD_NAND is not set +# CONFIG_RT_USING_PM is not set +# CONFIG_RT_USING_RTC is not set +# CONFIG_RT_USING_SDIO is not set +# CONFIG_RT_USING_SPI is not set +# CONFIG_RT_USING_WDT is not set +# CONFIG_RT_USING_AUDIO is not set +# CONFIG_RT_USING_SENSOR is not set +# CONFIG_RT_USING_TOUCH is not set +# CONFIG_RT_USING_HWCRYPTO is not set +# CONFIG_RT_USING_PULSE_ENCODER is not set +# CONFIG_RT_USING_INPUT_CAPTURE is not set +# CONFIG_RT_USING_WIFI is not set + +# +# Using USB +# +# CONFIG_RT_USING_USB_HOST is not set +# CONFIG_RT_USING_USB_DEVICE is not set + +# +# POSIX layer and C standard library +# +# CONFIG_RT_USING_LIBC is not set +# CONFIG_RT_USING_PTHREADS is not set +CONFIG_RT_LIBC_USING_TIME=y + +# +# Network +# + +# +# Socket abstraction layer +# +# CONFIG_RT_USING_SAL is not set + +# +# Network interface device +# +# CONFIG_RT_USING_NETDEV is not set + +# +# light weight TCP/IP stack +# +# CONFIG_RT_USING_LWIP is not set + +# +# AT commands +# +# CONFIG_RT_USING_AT is not set + +# +# VBUS(Virtual Software BUS) +# +# CONFIG_RT_USING_VBUS is not set + +# +# Utilities +# +# CONFIG_RT_USING_RYM is not set +# CONFIG_RT_USING_ULOG is not set +# CONFIG_RT_USING_UTEST is not set +# CONFIG_RT_USING_LWP is not set + +# +# RT-Thread online packages +# + +# +# IoT - internet of things +# +# CONFIG_PKG_USING_PAHOMQTT is not set +# CONFIG_PKG_USING_WEBCLIENT is not set +# CONFIG_PKG_USING_WEBNET is not set +# CONFIG_PKG_USING_MONGOOSE is not set +# CONFIG_PKG_USING_WEBTERMINAL is not set +# CONFIG_PKG_USING_CJSON is not set +# CONFIG_PKG_USING_JSMN is not set +# CONFIG_PKG_USING_LIBMODBUS is not set +# CONFIG_PKG_USING_FREEMODBUS is not set +# CONFIG_PKG_USING_LJSON is not set +# CONFIG_PKG_USING_EZXML is not set +# CONFIG_PKG_USING_NANOPB is not set + +# +# Wi-Fi +# + +# +# Marvell WiFi +# +# CONFIG_PKG_USING_WLANMARVELL is not set + +# +# Wiced WiFi +# +# CONFIG_PKG_USING_WLAN_WICED is not set +# CONFIG_PKG_USING_RW007 is not set +# CONFIG_PKG_USING_COAP is not set +# CONFIG_PKG_USING_NOPOLL is not set +# CONFIG_PKG_USING_NETUTILS is not set +# CONFIG_PKG_USING_AT_DEVICE is not set +# CONFIG_PKG_USING_ATSRV_SOCKET is not set +# CONFIG_PKG_USING_WIZNET is not set + +# +# IoT Cloud +# +# CONFIG_PKG_USING_ONENET is not set +# CONFIG_PKG_USING_GAGENT_CLOUD is not set +# CONFIG_PKG_USING_ALI_IOTKIT is not set +# CONFIG_PKG_USING_AZURE is not set +# CONFIG_PKG_USING_TENCENT_IOTHUB is not set +# CONFIG_PKG_USING_JIOT-C-SDK is not set +# CONFIG_PKG_USING_NIMBLE is not set +# CONFIG_PKG_USING_OTA_DOWNLOADER is not set +# CONFIG_PKG_USING_IPMSG is not set +# CONFIG_PKG_USING_LSSDP is not set +# CONFIG_PKG_USING_AIRKISS_OPEN is not set +# CONFIG_PKG_USING_LIBRWS is not set +# CONFIG_PKG_USING_TCPSERVER is not set +# CONFIG_PKG_USING_PROTOBUF_C is not set +# CONFIG_PKG_USING_ONNX_PARSER is not set +# CONFIG_PKG_USING_ONNX_BACKEND is not set + +# +# security packages +# +# CONFIG_PKG_USING_MBEDTLS is not set +# CONFIG_PKG_USING_libsodium is not set +# CONFIG_PKG_USING_TINYCRYPT is not set + +# +# language packages +# +# CONFIG_PKG_USING_LUA is not set +# CONFIG_PKG_USING_JERRYSCRIPT is not set +# CONFIG_PKG_USING_MICROPYTHON is not set + +# +# multimedia packages +# +# CONFIG_PKG_USING_OPENMV is not set +# CONFIG_PKG_USING_MUPDF is not set +# CONFIG_PKG_USING_STEMWIN is not set +# CONFIG_PKG_USING_WAVPLAYER is not set +# CONFIG_PKG_USING_TJPGD is not set + +# +# tools packages +# +# CONFIG_PKG_USING_CMBACKTRACE is not set +# CONFIG_PKG_USING_EASYFLASH is not set +# CONFIG_PKG_USING_EASYLOGGER is not set +# CONFIG_PKG_USING_SYSTEMVIEW is not set +# CONFIG_PKG_USING_RDB is not set +# CONFIG_PKG_USING_QRCODE is not set +# CONFIG_PKG_USING_ULOG_EASYFLASH is not set +# CONFIG_PKG_USING_ADBD is not set + +# +# system packages +# +# CONFIG_PKG_USING_GUIENGINE is not set +# CONFIG_PKG_USING_PERSIMMON is not set +# CONFIG_PKG_USING_CAIRO is not set +# CONFIG_PKG_USING_PIXMAN is not set +# CONFIG_PKG_USING_LWEXT4 is not set +# CONFIG_PKG_USING_PARTITION is not set +# CONFIG_PKG_USING_FAL is not set +# CONFIG_PKG_USING_SQLITE is not set +# CONFIG_PKG_USING_RTI is not set +# CONFIG_PKG_USING_LITTLEVGL2RTT is not set +# CONFIG_PKG_USING_CMSIS is not set +# CONFIG_PKG_USING_DFS_YAFFS is not set +# CONFIG_PKG_USING_LITTLEFS is not set +# CONFIG_PKG_USING_THREAD_POOL is not set +# CONFIG_PKG_USING_ROBOTS is not set + +# +# peripheral libraries and drivers +# +# CONFIG_PKG_USING_SENSORS_DRIVERS is not set +# CONFIG_PKG_USING_REALTEK_AMEBA is not set +# CONFIG_PKG_USING_SHT2X is not set +# CONFIG_PKG_USING_STM32_SDIO is not set +# CONFIG_PKG_USING_ICM20608 is not set +# CONFIG_PKG_USING_U8G2 is not set +# CONFIG_PKG_USING_BUTTON is not set +# CONFIG_PKG_USING_PCF8574 is not set +# CONFIG_PKG_USING_SX12XX is not set +# CONFIG_PKG_USING_SIGNAL_LED is not set +# CONFIG_PKG_USING_LEDBLINK is not set +# CONFIG_PKG_USING_WM_LIBRARIES is not set +# CONFIG_PKG_USING_KENDRYTE_SDK is not set +# CONFIG_PKG_USING_INFRARED is not set +# CONFIG_PKG_USING_ROSSERIAL is not set +# CONFIG_PKG_USING_AT24CXX is not set +# CONFIG_PKG_USING_MOTIONDRIVER2RTT is not set +# CONFIG_PKG_USING_AD7746 is not set +# CONFIG_PKG_USING_PCA9685 is not set +# CONFIG_PKG_USING_I2C_TOOLS is not set +# CONFIG_PKG_USING_NRF24L01 is not set +# CONFIG_PKG_USING_TOUCH_DRIVERS is not set +# CONFIG_PKG_USING_LCD_DRIVERS is not set +# CONFIG_PKG_USING_MAX17048 is not set + +# +# miscellaneous packages +# +# CONFIG_PKG_USING_LIBCSV is not set +# CONFIG_PKG_USING_OPTPARSE is not set +# CONFIG_PKG_USING_FASTLZ is not set +# CONFIG_PKG_USING_MINILZO is not set +# CONFIG_PKG_USING_QUICKLZ is not set +# CONFIG_PKG_USING_MULTIBUTTON is not set +# CONFIG_PKG_USING_FLEXIBLE_BUTTON is not set +# CONFIG_PKG_USING_CANFESTIVAL is not set +# CONFIG_PKG_USING_ZLIB is not set +# CONFIG_PKG_USING_DSTR is not set +# CONFIG_PKG_USING_TINYFRAME is not set +# CONFIG_PKG_USING_KENDRYTE_DEMO is not set +# CONFIG_PKG_USING_DIGITALCTRL is not set +# CONFIG_PKG_USING_UPACKER is not set +# CONFIG_PKG_USING_UPARAM is not set + +# +# samples: kernel and components samples +# +# CONFIG_PKG_USING_KERNEL_SAMPLES is not set +# CONFIG_PKG_USING_FILESYSTEM_SAMPLES is not set +# CONFIG_PKG_USING_NETWORK_SAMPLES is not set +# CONFIG_PKG_USING_PERIPHERAL_SAMPLES is not set +# CONFIG_PKG_USING_HELLO is not set +# CONFIG_PKG_USING_VI is not set +# CONFIG_PKG_USING_NNOM is not set +# CONFIG_PKG_USING_LIBANN is not set +# CONFIG_PKG_USING_ELAPACK is not set +# CONFIG_PKG_USING_ARMv7M_DWT is not set +# CONFIG_PKG_USING_VT100 is not set + +# +# Privated Packages of RealThread +# +# CONFIG_PKG_USING_CODEC is not set +# CONFIG_PKG_USING_PLAYER is not set +# CONFIG_PKG_USING_MPLAYER is not set +# CONFIG_PKG_USING_PERSIMMON_SRC is not set +# CONFIG_PKG_USING_JS_PERSIMMON is not set +# CONFIG_PKG_USING_JERRYSCRIPT_WIN32 is not set + +# +# Network Utilities +# +# CONFIG_PKG_USING_WICED is not set +# CONFIG_PKG_USING_CLOUDSDK is not set +# CONFIG_PKG_USING_COREMARK is not set +# CONFIG_PKG_USING_POWER_MANAGER is not set +# CONFIG_PKG_USING_RT_OTA is not set +# CONFIG_PKG_USING_RDBD_SRC is not set +# CONFIG_PKG_USING_RTINSIGHT is not set +# CONFIG_PKG_USING_SMARTCONFIG is not set +# CONFIG_PKG_USING_RTX is not set +# CONFIG_RT_USING_TESTCASE is not set +# CONFIG_PKG_USING_NGHTTP2 is not set +# CONFIG_PKG_USING_AVS is not set +# CONFIG_PKG_USING_JOYLINK is not set +# CONFIG_PKG_USING_STS is not set +# CONFIG_PKG_USING_DLMS is not set +# CONFIG_PKG_USING_AUDIO_FRAMEWORK is not set +# CONFIG_PKG_USING_ZBAR is not set +CONFIG_SOC_FAMILY_STM32=y +CONFIG_SOC_SERIES_STM32H7=y + +# +# Hardware Drivers Config +# +CONFIG_SOC_STM32H743ZI=y + +# +# Onboard Peripheral Drivers +# + +# +# On-chip Peripheral Drivers +# +CONFIG_BSP_USING_GPIO=y +CONFIG_BSP_USING_UART=y +CONFIG_BSP_USING_UART3=y +# CONFIG_BSP_USING_CRC is not set +# CONFIG_BSP_USING_RNG is not set +# CONFIG_BSP_USING_UDID is not set + +# +# Board extended module Drivers +# diff --git a/bsp/stm32/stm32h743-st-nucleo/.gitignore b/bsp/stm32/stm32h743-st-nucleo/.gitignore new file mode 100644 index 000000000..7221bde01 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/.gitignore @@ -0,0 +1,42 @@ +*.pyc +*.map +*.dblite +*.elf +*.bin +*.hex +*.axf +*.exe +*.pdb +*.idb +*.ilk +*.old +build +Debug +documentation/html +packages/ +*~ +*.o +*.obj +*.out +*.bak +*.dep +*.lib +*.i +*.d +.DS_Stor* +.config 3 +.config 4 +.config 5 +Midea-X1 +*.uimg +GPATH +GRTAGS +GTAGS +.vscode +JLinkLog.txt +JLinkSettings.ini +DebugConfig/ +RTE/ +settings/ +*.uvguix* +cconfig.h diff --git a/bsp/stm32/stm32h743-st-nucleo/Kconfig b/bsp/stm32/stm32h743-st-nucleo/Kconfig new file mode 100644 index 000000000..8cbc7b71a --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/Kconfig @@ -0,0 +1,21 @@ +mainmenu "RT-Thread Configuration" + +config BSP_DIR + string + option env="BSP_ROOT" + default "." + +config RTT_DIR + string + option env="RTT_ROOT" + default "../../.." + +config PKGS_DIR + string + option env="PKGS_ROOT" + default "packages" + +source "$RTT_DIR/Kconfig" +source "$PKGS_DIR/Kconfig" +source "../libraries/Kconfig" +source "board/Kconfig" diff --git a/bsp/stm32/stm32h743-st-nucleo/README.md b/bsp/stm32/stm32h743-st-nucleo/README.md new file mode 100644 index 000000000..68ce1a722 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/README.md @@ -0,0 +1,109 @@ +# STM32H743-st-nucleo 开发板 BSP 说明 + +## 简介 + +本文档为 tyustli 为 STM32H743-st-nucleo 开发板提供的 BSP (板级支持包) 说明。 + +主要内容如下： + +- 开发板资源介绍 +- BSP 快速上手 +- 进阶使用方法 + +通过阅读快速上手章节开发者可以快速地上手该 BSP，将 RT-Thread 运行在开发板上。在进阶使用指南章节，将会介绍更多高级功能，帮助开发者利用 RT-Thread 驱动更多板载资源。 + +## 开发板介绍 + +STM32H743 是 ST 推出的一款基于 ARM Cortex-M7 内核的开发板，最高主频为 400Mhz，该开发板具有丰富的板载资源，可以充分发挥 STM32H743 的芯片性能。 + +开发板外观如下图所示： + +![board](figures/board.jpg) + +该开发板常用 **板载资源** 如下： + +- MCU：STM32H743，主频 400MHz，2MB FLASH ，1MB RAM +- 常用接口：USB 转串口、以太网接口、arduino 接口等 +- 调试接口，标准 JTAG/SWD + +开发板更多详细信息请参考 ST [STM32H743](https://www.st.com/en/evaluation-tools/nucleo-h743zi.html)。 + +## 外设支持 + +本 BSP 目前对外设的支持情况如下： + +| **板载外设** | **支持情况** | **备注** | +| :----------------- | :----------: | :------------------------------------- | +| USB 转串口 | 支持 | +| **片上外设** | **支持情况** | **备注** | +| GPIO | 支持 | | +| UART | 支持 | UART3 | + + +## 使用说明 + +使用说明分为如下两个章节： + +- 快速上手 + + 本章节是为刚接触 RT-Thread 的新手准备的使用说明，遵循简单的步骤即可将 RT-Thread 操作系统运行在该开发板上，看到实验效果 。 + +- 进阶使用 + + 本章节是为需要在 RT-Thread 操作系统上使用更多开发板资源的开发者准备的。通过使用 ENV 工具对 BSP 进行配置，可以开启更多板载资源，实现更多高级功能。 + + +### 快速上手 + +本 BSP 为开发者提供 MDK5 和 IAR 工程，并且支持 GCC 开发环境。下面以 MDK5 开发环境为例，介绍如何将系统运行起来。 + +#### 硬件连接 + +使用数据线连接开发板到 PC，打开电源开关。 + +#### 编译下载 + +双击 project.uvprojx 文件，打开 MDK5 工程，编译并下载程序到开发板。 + +> 工程默认配置使用 ST_LINK 仿真器下载程序，在通过 ST_LINK 连接开发板的基础上，点击下载按钮即可下载程序到开发板 + +#### 运行结果 + +下载程序成功之后，系统会自动运行，LED闪烁。 + +连接开发板对应串口到 PC , 在终端工具里打开相应的串口（115200-8-1-N），复位设备后，可以看到 RT-Thread 的输出信息: + +```bash + \ | / +- RT - Thread Operating System + / | \ 4.0.1 build Mar 5 2019 + 2006 - 2019 Copyright by rt-thread team +msh > +``` +### 进阶使用 + +此 BSP 默认只开启了 GPIO 和 串口3 的功能，如果需使用更多高级功能，需要利用 ENV 工具对BSP 进行配置，步骤如下： + +1. 在 bsp 下打开 env 工具。 + +2. 输入`menuconfig`命令配置工程，配置好之后保存退出。 + +3. 输入`pkgs --update`命令更新软件包。 + +4. 输入`scons --target=mdk4/mdk5/iar` 命令重新生成工程。 + +本章节更多详细的介绍请参考 [STM32 系列 BSP 外设驱动使用教程](../docs/STM32系列BSP外设驱动使用教程.md)。 + +## 注意事项 + +- 调试串口为串口3 映射说明 + + PD8 ------> USART3_TX + + PD9 ------> USART3_RX + +## 联系人信息 + +维护人: + +- [tyustli](https://github.com/tyustli) \ No newline at end of file diff --git a/bsp/stm32/stm32h743-st-nucleo/SConscript b/bsp/stm32/stm32h743-st-nucleo/SConscript new file mode 100644 index 000000000..c7ef7659e --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/SConscript @@ -0,0 +1,14 @@ +# for module compiling +import os +from building import * + +cwd = GetCurrentDir() +objs = [] +list = os.listdir(cwd) + +for d in list: + path = os.path.join(cwd, d) + if os.path.isfile(os.path.join(path, 'SConscript')): + objs = objs + SConscript(os.path.join(d, 'SConscript')) + +Return('objs') diff --git a/bsp/stm32/stm32h743-st-nucleo/SConstruct b/bsp/stm32/stm32h743-st-nucleo/SConstruct new file mode 100644 index 000000000..c3520af53 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/SConstruct @@ -0,0 +1,59 @@ +import os +import sys +import rtconfig + +if os.getenv('RTT_ROOT'): + RTT_ROOT = os.getenv('RTT_ROOT') +else: + RTT_ROOT = os.path.normpath(os.getcwd() + '/../../..') + +sys.path = sys.path + [os.path.join(RTT_ROOT, 'tools')] +try: + from building import * +except: + print('Cannot found RT-Thread root directory, please check RTT_ROOT') + print(RTT_ROOT) + exit(-1) + +TARGET = 'rt-thread.' + rtconfig.TARGET_EXT + +env = Environment(tools = ['mingw'], + AS = rtconfig.AS, ASFLAGS = rtconfig.AFLAGS, + CC = rtconfig.CC, CCFLAGS = rtconfig.CFLAGS, + AR = rtconfig.AR, ARFLAGS = '-rc', + CXX = rtconfig.CXX, CXXFLAGS = rtconfig.CXXFLAGS, + LINK = rtconfig.LINK, LINKFLAGS = rtconfig.LFLAGS) +env.PrependENVPath('PATH', rtconfig.EXEC_PATH) + +if rtconfig.PLATFORM == 'iar': + env.Replace(CCCOM = ['$CC $CCFLAGS $CPPFLAGS $_CPPDEFFLAGS $_CPPINCFLAGS -o $TARGET $SOURCES']) + env.Replace(ARFLAGS = ['']) + env.Replace(LINKCOM = env["LINKCOM"] + ' --map rt-thread.map') + +Export('RTT_ROOT') +Export('rtconfig') + +SDK_ROOT = os.path.abspath('./') + +if os.path.exists(SDK_ROOT + '/libraries'): + libraries_path_prefix = SDK_ROOT + '/libraries' +else: + libraries_path_prefix = os.path.dirname(SDK_ROOT) + '/libraries' + +SDK_LIB = libraries_path_prefix +Export('SDK_LIB') + +# prepare building environment +objs = PrepareBuilding(env, RTT_ROOT, has_libcpu=False) + +stm32_library = 'STM32H7xx_HAL' +rtconfig.BSP_LIBRARY_TYPE = stm32_library + +# include drivers +objs.extend(SConscript(os.path.join(libraries_path_prefix, stm32_library, 'SConscript'))) + +# include libraries +objs.extend(SConscript(os.path.join(libraries_path_prefix, 'HAL_Drivers', 'SConscript'))) + +# make a building +DoBuilding(TARGET, objs) diff --git a/bsp/stm32/stm32h743-st-nucleo/applications/SConscript b/bsp/stm32/stm32h743-st-nucleo/applications/SConscript new file mode 100644 index 000000000..10deb3f89 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/applications/SConscript @@ -0,0 +1,12 @@ +import rtconfig +from building import * + +cwd = GetCurrentDir() +CPPPATH = [cwd, str(Dir('#'))] +src = Split(""" +main.c +""") + +group = DefineGroup('Applications', src, depend = ['']) + +Return('group') diff --git a/bsp/stm32/stm32h743-st-nucleo/applications/main.c b/bsp/stm32/stm32h743-st-nucleo/applications/main.c new file mode 100644 index 000000000..2a4d35d4d --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/applications/main.c @@ -0,0 +1,32 @@ +/* + * Copyright (c) 2006-2018, RT-Thread Development Team + * + * SPDX-License-Identifier: Apache-2.0 + * + * Change Logs: + * Date Author Notes + * 2019-09-17 tyustli first version + */ + +#include +#include +#include + +/* defined the LED0 pin: PB7 */ +#define LED0_PIN GET_PIN(B, 7) + +int main(void) +{ + int count = 1; + /* set LED0 pin mode to output */ + rt_pin_mode(LED0_PIN, PIN_MODE_OUTPUT); + + while (count++) + { + rt_pin_write(LED0_PIN, PIN_HIGH); + rt_thread_mdelay(500); + rt_pin_write(LED0_PIN, PIN_LOW); + rt_thread_mdelay(500); + } + return RT_EOK; +} diff --git a/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/.mxproject b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/.mxproject new file mode 100644 index 000000000..77b749255 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/.mxproject @@ -0,0 +1,14 @@ +[PreviousGenFiles] +HeaderPath=D:/rt-thread/bsp/stm32/stm32h743-st-nucleo-myself/board/CubeMX_Config/Inc +HeaderFiles=stm32h7xx_it.h;stm32h7xx_hal_conf.h;main.h; +SourcePath=D:/rt-thread/bsp/stm32/stm32h743-st-nucleo-myself/board/CubeMX_Config/Src +SourceFiles=stm32h7xx_it.c;stm32h7xx_hal_msp.c;main.c; + +[PreviousLibFiles] +LibFiles=Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h;Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_uart.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_uart_ex.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c;Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h;Drivers/STM32H7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h;Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_exti.h;Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h;Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h;Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h;Drivers/CMSIS/Device/ST/STM32H7xx/Source/Templates/system_stm32h7xx.c;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_armv8mbl.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/mpu_armv8.h;Drivers/CMSIS/Include/tz_context.h; + +[PreviousUsedKeilFiles] +SourceFiles=..\Src\main.c;..\Src\stm32h7xx_it.c;..\Src\stm32h7xx_hal_msp.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_uart.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_uart_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c;../\Src/system_stm32h7xx.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_cortex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_tim_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_uart.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_uart_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_flash_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_gpio.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_hsem.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_dma_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_mdma.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_i2c_ex.c;../Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_exti.c;../\Src/system_stm32h7xx.c;../Drivers/CMSIS/Device/ST/STM32H7xx/Source/Templates/system_stm32h7xx.c;null; +HeaderPath=..\Drivers\STM32H7xx_HAL_Driver\Inc;..\Drivers\STM32H7xx_HAL_Driver\Inc\Legacy;..\Drivers\CMSIS\Device\ST\STM32H7xx\Include;..\Drivers\CMSIS\Include;..\Inc; +CDefines=USE_HAL_DRIVER;STM32H743xx;USE_HAL_DRIVER;STM32H743xx; + diff --git a/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc new file mode 100644 index 000000000..5e1e6ea1a --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/CubeMX_Config.ioc @@ -0,0 +1,163 @@ +#MicroXplorer Configuration settings - do not modify +File.Version=6 +KeepUserPlacement=false +Mcu.Family=STM32H7 +Mcu.IP0=CORTEX_M7 +Mcu.IP1=NVIC +Mcu.IP2=RCC +Mcu.IP3=SYS +Mcu.IP4=USART3 +Mcu.IPNb=5 +Mcu.Name=STM32H743ZITx +Mcu.Package=LQFP144 +Mcu.Pin0=PH0-OSC_IN (PH0) +Mcu.Pin1=PH1-OSC_OUT (PH1) +Mcu.Pin2=PD8 +Mcu.Pin3=PD9 +Mcu.Pin4=VP_SYS_VS_Systick +Mcu.PinsNb=5 +Mcu.ThirdPartyNb=0 +Mcu.UserConstants= +Mcu.UserName=STM32H743ZITx +MxCube.Version=5.3.0 +MxDb.Version=DB.5.0.30 +NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.PriorityGroup=NVIC_PRIORITYGROUP_4 +NVIC.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false +NVIC.SysTick_IRQn=true\:0\:0\:false\:false\:true\:false\:true +NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false +PCC.Checker=true +PCC.Line=STM32H743/753 +PCC.MCU=STM32H743ZITx +PCC.PartNumber=STM32H743ZITx +PCC.Seq0=0 +PCC.Series=STM32H7 +PCC.Temperature=25 +PCC.Vdd=3.0 +PD8.Locked=true +PD8.Mode=Asynchronous +PD8.Signal=USART3_TX +PD9.Locked=true +PD9.Mode=Asynchronous +PD9.Signal=USART3_RX +PH0-OSC_IN\ (PH0).Mode=HSE-External-Oscillator +PH0-OSC_IN\ (PH0).Signal=RCC_OSC_IN +PH1-OSC_OUT\ (PH1).Mode=HSE-External-Oscillator +PH1-OSC_OUT\ (PH1).Signal=RCC_OSC_OUT +PinOutPanel.RotationAngle=0 +ProjectManager.AskForMigrate=true +ProjectManager.BackupPrevious=false +ProjectManager.CompilerOptimize=6 +ProjectManager.ComputerToolchain=false +ProjectManager.CoupleFile=false +ProjectManager.CustomerFirmwarePackage= +ProjectManager.DefaultFWLocation=true +ProjectManager.DeletePrevious=true +ProjectManager.DeviceId=STM32H743ZITx +ProjectManager.FirmwarePackage=STM32Cube FW_H7 V1.5.0 +ProjectManager.FreePins=false +ProjectManager.HalAssertFull=false +ProjectManager.HeapSize=0x200 +ProjectManager.KeepUserCode=true +ProjectManager.LastFirmware=true +ProjectManager.LibraryCopy=0 +ProjectManager.MainLocation=Src +ProjectManager.NoMain=false +ProjectManager.PreviousToolchain= +ProjectManager.ProjectBuild=false +ProjectManager.ProjectFileName=CubeMX_Config.ioc +ProjectManager.ProjectName=CubeMX_Config +ProjectManager.StackSize=0x400 +ProjectManager.TargetToolchain=MDK-ARM V5 +ProjectManager.ToolChainLocation= +ProjectManager.UnderRoot=false +ProjectManager.functionlistsort=1-MX_GPIO_Init-GPIO-false-HAL-true,2-SystemClock_Config-RCC-false-HAL-false,3-MX_USART1_UART_Init-USART1-false-HAL-true +RCC.ADCFreq_Value=16125000 +RCC.AHB12Freq_Value=240000000 +RCC.AHB4Freq_Value=240000000 +RCC.APB1Freq_Value=120000000 +RCC.APB2Freq_Value=120000000 +RCC.APB3Freq_Value=120000000 +RCC.APB4Freq_Value=120000000 +RCC.AXIClockFreq_Value=240000000 +RCC.CECFreq_Value=32000 +RCC.CKPERFreq_Value=64000000 +RCC.CortexFreq_Value=480000000 +RCC.CpuClockFreq_Value=480000000 +RCC.D1CPREFreq_Value=480000000 +RCC.D1PPRE=RCC_APB3_DIV2 +RCC.D2PPRE1=RCC_APB1_DIV2 +RCC.D2PPRE2=RCC_APB2_DIV2 +RCC.D3PPRE=RCC_APB4_DIV2 +RCC.DFSDMACLkFreq_Value=480000000 +RCC.DFSDMFreq_Value=120000000 +RCC.DIVM1=1 +RCC.DIVN1=120 +RCC.DIVP1Freq_Value=480000000 +RCC.DIVP2Freq_Value=16125000 +RCC.DIVP3Freq_Value=16125000 +RCC.DIVQ1Freq_Value=480000000 +RCC.DIVQ2Freq_Value=16125000 +RCC.DIVQ3Freq_Value=16125000 +RCC.DIVR1Freq_Value=480000000 +RCC.DIVR2Freq_Value=16125000 +RCC.DIVR3Freq_Value=16125000 +RCC.FDCANFreq_Value=480000000 +RCC.FMCFreq_Value=240000000 +RCC.FamilyName=M +RCC.HCLK3ClockFreq_Value=240000000 +RCC.HCLKFreq_Value=240000000 +RCC.HPRE=RCC_HCLK_DIV2 +RCC.HRTIMFreq_Value=240000000 +RCC.HSE_VALUE=8000000 +RCC.I2C123Freq_Value=120000000 +RCC.I2C4Freq_Value=120000000 +RCC.IPParameters=ADCFreq_Value,AHB12Freq_Value,AHB4Freq_Value,APB1Freq_Value,APB2Freq_Value,APB3Freq_Value,APB4Freq_Value,AXIClockFreq_Value,CECFreq_Value,CKPERFreq_Value,CortexFreq_Value,CpuClockFreq_Value,D1CPREFreq_Value,D1PPRE,D2PPRE1,D2PPRE2,D3PPRE,DFSDMACLkFreq_Value,DFSDMFreq_Value,DIVM1,DIVN1,DIVP1Freq_Value,DIVP2Freq_Value,DIVP3Freq_Value,DIVQ1Freq_Value,DIVQ2Freq_Value,DIVQ3Freq_Value,DIVR1Freq_Value,DIVR2Freq_Value,DIVR3Freq_Value,FDCANFreq_Value,FMCFreq_Value,FamilyName,HCLK3ClockFreq_Value,HCLKFreq_Value,HPRE,HRTIMFreq_Value,HSE_VALUE,I2C123Freq_Value,I2C4Freq_Value,LPTIM1Freq_Value,LPTIM2Freq_Value,LPTIM345Freq_Value,LPUART1Freq_Value,LTDCFreq_Value,MCO1PinFreq_Value,MCO2PinFreq_Value,PLL2FRACN,PLL3FRACN,PLLFRACN,PLLSourceVirtual,QSPIFreq_Value,RNGFreq_Value,RTCFreq_Value,SAI1Freq_Value,SAI23Freq_Value,SAI4AFreq_Value,SAI4BFreq_Value,SDMMCFreq_Value,SPDIFRXFreq_Value,SPI123Freq_Value,SPI45Freq_Value,SPI6Freq_Value,SWPMI1Freq_Value,SYSCLKFreq_VALUE,SYSCLKSource,Tim1OutputFreq_Value,Tim2OutputFreq_Value,TraceFreq_Value,USART16Freq_Value,USART234578Freq_Value,USBFreq_Value,VCO1OutputFreq_Value,VCO2OutputFreq_Value,VCO3OutputFreq_Value,VCOInput1Freq_Value,VCOInput2Freq_Value,VCOInput3Freq_Value +RCC.LPTIM1Freq_Value=120000000 +RCC.LPTIM2Freq_Value=120000000 +RCC.LPTIM345Freq_Value=120000000 +RCC.LPUART1Freq_Value=120000000 +RCC.LTDCFreq_Value=16125000 +RCC.MCO1PinFreq_Value=64000000 +RCC.MCO2PinFreq_Value=480000000 +RCC.PLL2FRACN=0 +RCC.PLL3FRACN=0 +RCC.PLLFRACN=0 +RCC.PLLSourceVirtual=RCC_PLLSOURCE_HSE +RCC.QSPIFreq_Value=240000000 +RCC.RNGFreq_Value=48000000 +RCC.RTCFreq_Value=32000 +RCC.SAI1Freq_Value=480000000 +RCC.SAI23Freq_Value=480000000 +RCC.SAI4AFreq_Value=480000000 +RCC.SAI4BFreq_Value=480000000 +RCC.SDMMCFreq_Value=480000000 +RCC.SPDIFRXFreq_Value=480000000 +RCC.SPI123Freq_Value=480000000 +RCC.SPI45Freq_Value=120000000 +RCC.SPI6Freq_Value=120000000 +RCC.SWPMI1Freq_Value=120000000 +RCC.SYSCLKFreq_VALUE=480000000 +RCC.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK +RCC.Tim1OutputFreq_Value=240000000 +RCC.Tim2OutputFreq_Value=240000000 +RCC.TraceFreq_Value=64000000 +RCC.USART16Freq_Value=120000000 +RCC.USART234578Freq_Value=120000000 +RCC.USBFreq_Value=480000000 +RCC.VCO1OutputFreq_Value=960000000 +RCC.VCO2OutputFreq_Value=32250000 +RCC.VCO3OutputFreq_Value=32250000 +RCC.VCOInput1Freq_Value=8000000 +RCC.VCOInput2Freq_Value=250000 +RCC.VCOInput3Freq_Value=250000 +USART3.IPParameters=VirtualMode-Asynchronous +USART3.VirtualMode-Asynchronous=VM_ASYNC +VP_SYS_VS_Systick.Mode=SysTick +VP_SYS_VS_Systick.Signal=SYS_VS_Systick +board=custom diff --git a/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/main.h b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/main.h new file mode 100644 index 000000000..53db58694 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/main.h @@ -0,0 +1,71 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file : main.h + * @brief : Header for main.c file. + * This file contains the common defines of the application. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __MAIN_H +#define __MAIN_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32h7xx_hal.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void Error_Handler(void); + +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +/* Private defines -----------------------------------------------------------*/ +/* USER CODE BEGIN Private defines */ + +/* USER CODE END Private defines */ + +#ifdef __cplusplus +} +#endif + +#endif /* __MAIN_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/stm32h7xx_hal_conf.h b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/stm32h7xx_hal_conf.h new file mode 100644 index 000000000..39a53b585 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/stm32h7xx_hal_conf.h @@ -0,0 +1,456 @@ +/** + ****************************************************************************** + * @file stm32h7xx_hal_conf.h + * @author MCD Application Team + * @brief HAL configuration file. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32H7xx_HAL_CONF_H +#define __STM32H7xx_HAL_CONF_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/* ########################## Module Selection ############################## */ +/** + * @brief This is the list of modules to be used in the HAL driver + */ +#define HAL_MODULE_ENABLED + + /* #define HAL_ADC_MODULE_ENABLED */ +/* #define HAL_FDCAN_MODULE_ENABLED */ +/* #define HAL_CEC_MODULE_ENABLED */ +/* #define HAL_COMP_MODULE_ENABLED */ +/* #define HAL_CRC_MODULE_ENABLED */ +/* #define HAL_CRYP_MODULE_ENABLED */ +/* #define HAL_DAC_MODULE_ENABLED */ +/* #define HAL_DCMI_MODULE_ENABLED */ +/* #define HAL_DMA2D_MODULE_ENABLED */ +/* #define HAL_ETH_MODULE_ENABLED */ +/* #define HAL_NAND_MODULE_ENABLED */ +/* #define HAL_NOR_MODULE_ENABLED */ +/* #define HAL_SRAM_MODULE_ENABLED */ +/* #define HAL_SDRAM_MODULE_ENABLED */ +/* #define HAL_HASH_MODULE_ENABLED */ +/* #define HAL_HRTIM_MODULE_ENABLED */ +/* #define HAL_JPEG_MODULE_ENABLED */ +/* #define HAL_OPAMP_MODULE_ENABLED */ +/* #define HAL_I2S_MODULE_ENABLED */ +/* #define HAL_SMBUS_MODULE_ENABLED */ +/* #define HAL_IWDG_MODULE_ENABLED */ +/* #define HAL_LPTIM_MODULE_ENABLED */ +/* #define HAL_LTDC_MODULE_ENABLED */ +/* #define HAL_QSPI_MODULE_ENABLED */ +/* #define HAL_RNG_MODULE_ENABLED */ +/* #define HAL_RTC_MODULE_ENABLED */ +/* #define HAL_SAI_MODULE_ENABLED */ +/* #define HAL_SD_MODULE_ENABLED */ +/* #define HAL_MMC_MODULE_ENABLED */ +/* #define HAL_SPDIFRX_MODULE_ENABLED */ +/* #define HAL_SPI_MODULE_ENABLED */ +/* #define HAL_SWPMI_MODULE_ENABLED */ +/* #define HAL_TIM_MODULE_ENABLED */ +#define HAL_UART_MODULE_ENABLED +/* #define HAL_USART_MODULE_ENABLED */ +/* #define HAL_IRDA_MODULE_ENABLED */ +/* #define HAL_SMARTCARD_MODULE_ENABLED */ +/* #define HAL_WWDG_MODULE_ENABLED */ +/* #define HAL_PCD_MODULE_ENABLED */ +/* #define HAL_HCD_MODULE_ENABLED */ +/* #define HAL_DFSDM_MODULE_ENABLED */ +/* #define HAL_DSI_MODULE_ENABLED */ +/* #define HAL_JPEG_MODULE_ENABLED */ +/* #define HAL_MDIOS_MODULE_ENABLED */ +#define HAL_GPIO_MODULE_ENABLED +#define HAL_DMA_MODULE_ENABLED +#define HAL_MDMA_MODULE_ENABLED +#define HAL_RCC_MODULE_ENABLED +#define HAL_FLASH_MODULE_ENABLED +#define HAL_EXTI_MODULE_ENABLED +#define HAL_PWR_MODULE_ENABLED +#define HAL_I2C_MODULE_ENABLED +#define HAL_CORTEX_MODULE_ENABLED +#define HAL_HSEM_MODULE_ENABLED + +/* ########################## Oscillator Values adaptation ####################*/ +/** + * @brief Adjust the value of External High Speed oscillator (HSE) used in your application. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSE is used as system clock source, directly or through the PLL). + */ +#if !defined (HSE_VALUE) +#define HSE_VALUE ((uint32_t)8000000) /*!< Value of the External oscillator in Hz : FPGA case fixed to 60MHZ */ +#endif /* HSE_VALUE */ + +#if !defined (HSE_STARTUP_TIMEOUT) + #define HSE_STARTUP_TIMEOUT ((uint32_t)100U) /*!< Time out for HSE start up, in ms */ +#endif /* HSE_STARTUP_TIMEOUT */ + +/** + * @brief Internal oscillator (CSI) default value. + * This value is the default CSI value after Reset. + */ +#if !defined (CSI_VALUE) + #define CSI_VALUE ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* CSI_VALUE */ + +/** + * @brief Internal High Speed oscillator (HSI) value. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSI is used as system clock source, directly or through the PLL). + */ +#if !defined (HSI_VALUE) + #define HSI_VALUE ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +/** + * @brief External Low Speed oscillator (LSE) value. + * This value is used by the UART, RTC HAL module to compute the system frequency + */ +#if !defined (LSE_VALUE) + #define LSE_VALUE ((uint32_t)32768U) /*!< Value of the External oscillator in Hz*/ +#endif /* LSE_VALUE */ + +#if !defined (LSE_STARTUP_TIMEOUT) + #define LSE_STARTUP_TIMEOUT ((uint32_t)5000U) /*!< Time out for LSE start up, in ms */ +#endif /* LSE_STARTUP_TIMEOUT */ + +/** + * @brief External clock source for I2S peripheral + * This value is used by the I2S HAL module to compute the I2S clock source + * frequency, this source is inserted directly through I2S_CKIN pad. + */ +#if !defined (EXTERNAL_CLOCK_VALUE) + #define EXTERNAL_CLOCK_VALUE 12288000U /*!< Value of the External clock in Hz*/ +#endif /* EXTERNAL_CLOCK_VALUE */ + +/* Tip: To avoid modifying this file each time you need to use different HSE, + === you can define the HSE value in your toolchain compiler preprocessor. */ + +/* ########################### System Configuration ######################### */ +/** + * @brief This is the HAL system configuration section + */ +#define VDD_VALUE ((uint32_t)3300U) /*!< Value of VDD in mv */ +#define TICK_INT_PRIORITY ((uint32_t)0U) /*!< tick interrupt priority */ +#define USE_RTOS 0U +#define USE_SD_TRANSCEIVER 1U /*!< use uSD Transceiver */ + +#define USE_HAL_ADC_REGISTER_CALLBACKS 0U /* ADC register callback disabled */ +#define USE_HAL_CEC_REGISTER_CALLBACKS 0U /* CEC register callback disabled */ +#define USE_HAL_COMP_REGISTER_CALLBACKS 0U /* COMP register callback disabled */ +#define USE_HAL_CRYP_REGISTER_CALLBACKS 0U /* CRYP register callback disabled */ +#define USE_HAL_DAC_REGISTER_CALLBACKS 0U /* DAC register callback disabled */ +#define USE_HAL_DCMI_REGISTER_CALLBACKS 0U /* DCMI register callback disabled */ +#define USE_HAL_DFSDM_REGISTER_CALLBACKS 0U /* DFSDM register callback disabled */ +#define USE_HAL_DMA2D_REGISTER_CALLBACKS 0U /* DMA2D register callback disabled */ +#define USE_HAL_DSI_REGISTER_CALLBACKS 0U /* DSI register callback disabled */ +#define USE_HAL_ETH_REGISTER_CALLBACKS 0U /* ETH register callback disabled */ +#define USE_HAL_FDCAN_REGISTER_CALLBACKS 0U /* FDCAN register callback disabled */ +#define USE_HAL_NAND_REGISTER_CALLBACKS 0U /* NAND register callback disabled */ +#define USE_HAL_NOR_REGISTER_CALLBACKS 0U /* NOR register callback disabled */ +#define USE_HAL_SDRAM_REGISTER_CALLBACKS 0U /* SDRAM register callback disabled */ +#define USE_HAL_SRAM_REGISTER_CALLBACKS 0U /* SRAM register callback disabled */ +#define USE_HAL_HASH_REGISTER_CALLBACKS 0U /* HASH register callback disabled */ +#define USE_HAL_HCD_REGISTER_CALLBACKS 0U /* HCD register callback disabled */ +#define USE_HAL_HRTIM_REGISTER_CALLBACKS 0U /* HRTIM register callback disabled */ +#define USE_HAL_I2C_REGISTER_CALLBACKS 0U /* I2C register callback disabled */ +#define USE_HAL_I2S_REGISTER_CALLBACKS 0U /* I2S register callback disabled */ +#define USE_HAL_JPEG_REGISTER_CALLBACKS 0U /* JPEG register callback disabled */ +#define USE_HAL_LPTIM_REGISTER_CALLBACKS 0U /* LPTIM register callback disabled */ +#define USE_HAL_LTDC_REGISTER_CALLBACKS 0U /* LTDC register callback disabled */ +#define USE_HAL_MDIOS_REGISTER_CALLBACKS 0U /* MDIO register callback disabled */ +#define USE_HAL_OPAMP_REGISTER_CALLBACKS 0U /* MDIO register callback disabled */ +#define USE_HAL_PCD_REGISTER_CALLBACKS 0U /* PCD register callback disabled */ +#define USE_HAL_QSPI_REGISTER_CALLBACKS 0U /* QSPI register callback disabled */ +#define USE_HAL_RNG_REGISTER_CALLBACKS 0U /* RNG register callback disabled */ +#define USE_HAL_RTC_REGISTER_CALLBACKS 0U /* RTC register callback disabled */ +#define USE_HAL_SAI_REGISTER_CALLBACKS 0U /* SAI register callback disabled */ +#define USE_HAL_SPDIFRX_REGISTER_CALLBACKS 0U /* SPDIFRX register callback disabled */ +#define USE_HAL_SMBUS_REGISTER_CALLBACKS 0U /* SMBUS register callback disabled */ +#define USE_HAL_SPI_REGISTER_CALLBACKS 0U /* SPI register callback disabled */ +#define USE_HAL_SWPMI_REGISTER_CALLBACKS 0U /* SWPMI register callback disabled */ +#define USE_HAL_TIM_REGISTER_CALLBACKS 0U /* TIM register callback disabled */ +#define USE_HAL_WWDG_REGISTER_CALLBACKS 0U /* WWDG register callback disabled */ + +/* ########################### Ethernet Configuration ######################### */ +#define ETH_TX_DESC_CNT 4 /* number of Ethernet Tx DMA descriptors */ +#define ETH_RX_DESC_CNT 4 /* number of Ethernet Rx DMA descriptors */ + +#define ETH_MAC_ADDR0 ((uint8_t)0x02) +#define ETH_MAC_ADDR1 ((uint8_t)0x00) +#define ETH_MAC_ADDR2 ((uint8_t)0x00) +#define ETH_MAC_ADDR3 ((uint8_t)0x00) +#define ETH_MAC_ADDR4 ((uint8_t)0x00) +#define ETH_MAC_ADDR5 ((uint8_t)0x00) + +/* ########################## Assert Selection ############################## */ +/** + * @brief Uncomment the line below to expanse the "assert_param" macro in the + * HAL drivers code + */ +/* #define USE_FULL_ASSERT 1U */ + +/* Includes ------------------------------------------------------------------*/ +/** + * @brief Include module's header file + */ + +#ifdef HAL_RCC_MODULE_ENABLED + #include "stm32h7xx_hal_rcc.h" +#endif /* HAL_RCC_MODULE_ENABLED */ + +#ifdef HAL_GPIO_MODULE_ENABLED + #include "stm32h7xx_hal_gpio.h" +#endif /* HAL_GPIO_MODULE_ENABLED */ + +#ifdef HAL_DMA_MODULE_ENABLED + #include "stm32h7xx_hal_dma.h" +#endif /* HAL_DMA_MODULE_ENABLED */ + +#ifdef HAL_MDMA_MODULE_ENABLED + #include "stm32h7xx_hal_mdma.h" +#endif /* HAL_MDMA_MODULE_ENABLED */ + +#ifdef HAL_HASH_MODULE_ENABLED + #include "stm32h7xx_hal_hash.h" +#endif /* HAL_HASH_MODULE_ENABLED */ + +#ifdef HAL_DCMI_MODULE_ENABLED + #include "stm32h7xx_hal_dcmi.h" +#endif /* HAL_DCMI_MODULE_ENABLED */ + +#ifdef HAL_DMA2D_MODULE_ENABLED + #include "stm32h7xx_hal_dma2d.h" +#endif /* HAL_DMA2D_MODULE_ENABLED */ + +#ifdef HAL_DSI_MODULE_ENABLED + #include "stm32h7xx_hal_dsi.h" +#endif /* HAL_DSI_MODULE_ENABLED */ + +#ifdef HAL_DFSDM_MODULE_ENABLED + #include "stm32h7xx_hal_dfsdm.h" +#endif /* HAL_DFSDM_MODULE_ENABLED */ + +#ifdef HAL_ETH_MODULE_ENABLED + #include "stm32h7xx_hal_eth.h" +#endif /* HAL_ETH_MODULE_ENABLED */ + +#ifdef HAL_EXTI_MODULE_ENABLED + #include "stm32h7xx_hal_exti.h" +#endif /* HAL_EXTI_MODULE_ENABLED */ + +#ifdef HAL_CORTEX_MODULE_ENABLED + #include "stm32h7xx_hal_cortex.h" +#endif /* HAL_CORTEX_MODULE_ENABLED */ + +#ifdef HAL_ADC_MODULE_ENABLED + #include "stm32h7xx_hal_adc.h" +#endif /* HAL_ADC_MODULE_ENABLED */ + +#ifdef HAL_FDCAN_MODULE_ENABLED + #include "stm32h7xx_hal_fdcan.h" +#endif /* HAL_FDCAN_MODULE_ENABLED */ + +#ifdef HAL_CEC_MODULE_ENABLED + #include "stm32h7xx_hal_cec.h" +#endif /* HAL_CEC_MODULE_ENABLED */ + +#ifdef HAL_COMP_MODULE_ENABLED + #include "stm32h7xx_hal_comp.h" +#endif /* HAL_COMP_MODULE_ENABLED */ + +#ifdef HAL_CRC_MODULE_ENABLED + #include "stm32h7xx_hal_crc.h" +#endif /* HAL_CRC_MODULE_ENABLED */ + +#ifdef HAL_CRYP_MODULE_ENABLED + #include "stm32h7xx_hal_cryp.h" +#endif /* HAL_CRYP_MODULE_ENABLED */ + +#ifdef HAL_DAC_MODULE_ENABLED + #include "stm32h7xx_hal_dac.h" +#endif /* HAL_DAC_MODULE_ENABLED */ + +#ifdef HAL_FLASH_MODULE_ENABLED + #include "stm32h7xx_hal_flash.h" +#endif /* HAL_FLASH_MODULE_ENABLED */ + +#ifdef HAL_HRTIM_MODULE_ENABLED + #include "stm32h7xx_hal_hrtim.h" +#endif /* HAL_HRTIM_MODULE_ENABLED */ + +#ifdef HAL_HSEM_MODULE_ENABLED + #include "stm32h7xx_hal_hsem.h" +#endif /* HAL_HSEM_MODULE_ENABLED */ + +#ifdef HAL_SRAM_MODULE_ENABLED + #include "stm32h7xx_hal_sram.h" +#endif /* HAL_SRAM_MODULE_ENABLED */ + +#ifdef HAL_NOR_MODULE_ENABLED + #include "stm32h7xx_hal_nor.h" +#endif /* HAL_NOR_MODULE_ENABLED */ + +#ifdef HAL_NAND_MODULE_ENABLED + #include "stm32h7xx_hal_nand.h" +#endif /* HAL_NAND_MODULE_ENABLED */ + +#ifdef HAL_I2C_MODULE_ENABLED + #include "stm32h7xx_hal_i2c.h" +#endif /* HAL_I2C_MODULE_ENABLED */ + +#ifdef HAL_I2S_MODULE_ENABLED + #include "stm32h7xx_hal_i2s.h" +#endif /* HAL_I2S_MODULE_ENABLED */ + +#ifdef HAL_IWDG_MODULE_ENABLED + #include "stm32h7xx_hal_iwdg.h" +#endif /* HAL_IWDG_MODULE_ENABLED */ + +#ifdef HAL_JPEG_MODULE_ENABLED + #include "stm32h7xx_hal_jpeg.h" +#endif /* HAL_JPEG_MODULE_ENABLED */ + +#ifdef HAL_MDIOS_MODULE_ENABLED + #include "stm32h7xx_hal_mdios.h" +#endif /* HAL_MDIOS_MODULE_ENABLED */ + +#ifdef HAL_MMC_MODULE_ENABLED + #include "stm32h7xx_hal_mmc.h" +#endif /* HAL_MMC_MODULE_ENABLED */ + +#ifdef HAL_LPTIM_MODULE_ENABLED +#include "stm32h7xx_hal_lptim.h" +#endif /* HAL_LPTIM_MODULE_ENABLED */ + +#ifdef HAL_LTDC_MODULE_ENABLED +#include "stm32h7xx_hal_ltdc.h" +#endif /* HAL_LTDC_MODULE_ENABLED */ + +#ifdef HAL_OPAMP_MODULE_ENABLED +#include "stm32h7xx_hal_opamp.h" +#endif /* HAL_OPAMP_MODULE_ENABLED */ + +#ifdef HAL_PWR_MODULE_ENABLED + #include "stm32h7xx_hal_pwr.h" +#endif /* HAL_PWR_MODULE_ENABLED */ + +#ifdef HAL_QSPI_MODULE_ENABLED + #include "stm32h7xx_hal_qspi.h" +#endif /* HAL_QSPI_MODULE_ENABLED */ + +#ifdef HAL_RAMECC_MODULE_ENABLED + #include "stm32h7xx_hal_ramecc.h" +#endif /* HAL_HCD_MODULE_ENABLED */ + +#ifdef HAL_RNG_MODULE_ENABLED + #include "stm32h7xx_hal_rng.h" +#endif /* HAL_RNG_MODULE_ENABLED */ + +#ifdef HAL_RTC_MODULE_ENABLED + #include "stm32h7xx_hal_rtc.h" +#endif /* HAL_RTC_MODULE_ENABLED */ + +#ifdef HAL_SAI_MODULE_ENABLED + #include "stm32h7xx_hal_sai.h" +#endif /* HAL_SAI_MODULE_ENABLED */ + +#ifdef HAL_SD_MODULE_ENABLED + #include "stm32h7xx_hal_sd.h" +#endif /* HAL_SD_MODULE_ENABLED */ + +#ifdef HAL_SDRAM_MODULE_ENABLED + #include "stm32h7xx_hal_sdram.h" +#endif /* HAL_SDRAM_MODULE_ENABLED */ + +#ifdef HAL_SPI_MODULE_ENABLED + #include "stm32h7xx_hal_spi.h" +#endif /* HAL_SPI_MODULE_ENABLED */ + +#ifdef HAL_SPDIFRX_MODULE_ENABLED + #include "stm32h7xx_hal_spdifrx.h" +#endif /* HAL_SPDIFRX_MODULE_ENABLED */ + +#ifdef HAL_SWPMI_MODULE_ENABLED + #include "stm32h7xx_hal_swpmi.h" +#endif /* HAL_SWPMI_MODULE_ENABLED */ + +#ifdef HAL_TIM_MODULE_ENABLED + #include "stm32h7xx_hal_tim.h" +#endif /* HAL_TIM_MODULE_ENABLED */ + +#ifdef HAL_UART_MODULE_ENABLED + #include "stm32h7xx_hal_uart.h" +#endif /* HAL_UART_MODULE_ENABLED */ + +#ifdef HAL_USART_MODULE_ENABLED + #include "stm32h7xx_hal_usart.h" +#endif /* HAL_USART_MODULE_ENABLED */ + +#ifdef HAL_IRDA_MODULE_ENABLED + #include "stm32h7xx_hal_irda.h" +#endif /* HAL_IRDA_MODULE_ENABLED */ + +#ifdef HAL_SMARTCARD_MODULE_ENABLED + #include "stm32h7xx_hal_smartcard.h" +#endif /* HAL_SMARTCARD_MODULE_ENABLED */ + +#ifdef HAL_SMBUS_MODULE_ENABLED + #include "stm32h7xx_hal_smbus.h" +#endif /* HAL_SMBUS_MODULE_ENABLED */ + +#ifdef HAL_WWDG_MODULE_ENABLED + #include "stm32h7xx_hal_wwdg.h" +#endif /* HAL_WWDG_MODULE_ENABLED */ + +#ifdef HAL_PCD_MODULE_ENABLED + #include "stm32h7xx_hal_pcd.h" +#endif /* HAL_PCD_MODULE_ENABLED */ + +#ifdef HAL_HCD_MODULE_ENABLED + #include "stm32h7xx_hal_hcd.h" +#endif /* HAL_HCD_MODULE_ENABLED */ + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr: If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(uint8_t* file, uint32_t line); +#else + #define assert_param(expr) ((void)0) +#endif /* USE_FULL_ASSERT */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32H7xx_HAL_CONF_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/stm32h7xx_it.h b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/stm32h7xx_it.h new file mode 100644 index 000000000..d717e42a8 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Inc/stm32h7xx_it.h @@ -0,0 +1,69 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file stm32h7xx_it.h + * @brief This file contains the headers of the interrupt handlers. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32H7xx_IT_H +#define __STM32H7xx_IT_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void NMI_Handler(void); +void HardFault_Handler(void); +void MemManage_Handler(void); +void BusFault_Handler(void); +void UsageFault_Handler(void); +void SVC_Handler(void); +void DebugMon_Handler(void); +void PendSV_Handler(void); +void SysTick_Handler(void); +/* USER CODE BEGIN EFP */ + +/* USER CODE END EFP */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32H7xx_IT_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/main.c b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/main.c new file mode 100644 index 000000000..5ca63a89e --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/main.c @@ -0,0 +1,266 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file : main.c + * @brief : Main program body + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN PTD */ + +/* USER CODE END PTD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ + +UART_HandleTypeDef huart3; + +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +void SystemClock_Config(void); +static void MX_GPIO_Init(void); +static void MX_USART3_UART_Init(void); +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* Private user code ---------------------------------------------------------*/ +/* USER CODE BEGIN 0 */ + +/* USER CODE END 0 */ + +/** + * @brief The application entry point. + * @retval int + */ +int main(void) +{ + /* USER CODE BEGIN 1 */ + + /* USER CODE END 1 */ + + + /* MCU Configuration--------------------------------------------------------*/ + + /* Reset of all peripherals, Initializes the Flash interface and the Systick. */ + HAL_Init(); + + /* USER CODE BEGIN Init */ + + /* USER CODE END Init */ + + /* Configure the system clock */ + SystemClock_Config(); + + /* USER CODE BEGIN SysInit */ + + /* USER CODE END SysInit */ + + /* Initialize all configured peripherals */ + MX_GPIO_Init(); + MX_USART3_UART_Init(); + /* USER CODE BEGIN 2 */ + + /* USER CODE END 2 */ + + /* Infinite loop */ + /* USER CODE BEGIN WHILE */ + while (1) + { + /* USER CODE END WHILE */ + + /* USER CODE BEGIN 3 */ + } + /* USER CODE END 3 */ +} + +/** + * @brief System Clock Configuration + * @retval None + */ +void SystemClock_Config(void) +{ + RCC_OscInitTypeDef RCC_OscInitStruct = {0}; + RCC_ClkInitTypeDef RCC_ClkInitStruct = {0}; + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0}; + + /** Supply configuration update enable + */ + HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY); + /** Configure the main internal regulator output voltage + */ + __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0); + + while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {} + /** Initializes the CPU, AHB and APB busses clocks + */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE; + RCC_OscInitStruct.HSEState = RCC_HSE_ON; + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON; + RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE; + RCC_OscInitStruct.PLL.PLLM = 1; + RCC_OscInitStruct.PLL.PLLN = 120; + RCC_OscInitStruct.PLL.PLLP = 2; + RCC_OscInitStruct.PLL.PLLQ = 2; + RCC_OscInitStruct.PLL.PLLR = 2; + RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3; + RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE; + RCC_OscInitStruct.PLL.PLLFRACN = 0; + if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) + { + Error_Handler(); + } + /** Initializes the CPU, AHB and APB busses clocks + */ + RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK + |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2 + |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1; + RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; + RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1; + RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2; + RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2; + RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2; + RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2; + RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2; + + if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) + { + Error_Handler(); + } + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3; + PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1; + if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) + { + Error_Handler(); + } +} + +/** + * @brief USART3 Initialization Function + * @param None + * @retval None + */ +static void MX_USART3_UART_Init(void) +{ + + /* USER CODE BEGIN USART3_Init 0 */ + + /* USER CODE END USART3_Init 0 */ + + /* USER CODE BEGIN USART3_Init 1 */ + + /* USER CODE END USART3_Init 1 */ + huart3.Instance = USART3; + huart3.Init.BaudRate = 115200; + huart3.Init.WordLength = UART_WORDLENGTH_8B; + huart3.Init.StopBits = UART_STOPBITS_1; + huart3.Init.Parity = UART_PARITY_NONE; + huart3.Init.Mode = UART_MODE_TX_RX; + huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE; + huart3.Init.OverSampling = UART_OVERSAMPLING_16; + huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE; + huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1; + huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT; + if (HAL_UART_Init(&huart3) != HAL_OK) + { + Error_Handler(); + } + if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK) + { + Error_Handler(); + } + if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK) + { + Error_Handler(); + } + if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK) + { + Error_Handler(); + } + /* USER CODE BEGIN USART3_Init 2 */ + + /* USER CODE END USART3_Init 2 */ + +} + +/** + * @brief GPIO Initialization Function + * @param None + * @retval None + */ +static void MX_GPIO_Init(void) +{ + + /* GPIO Ports Clock Enable */ + __HAL_RCC_GPIOH_CLK_ENABLE(); + __HAL_RCC_GPIOD_CLK_ENABLE(); + +} + +/* USER CODE BEGIN 4 */ + +/* USER CODE END 4 */ + +/** + * @brief This function is executed in case of error occurrence. + * @retval None + */ +void Error_Handler(void) +{ + /* USER CODE BEGIN Error_Handler_Debug */ + /* User can add his own implementation to report the HAL error return state */ + + /* USER CODE END Error_Handler_Debug */ +} + +#ifdef USE_FULL_ASSERT +/** + * @brief Reports the name of the source file and the source line number + * where the assert_param error has occurred. + * @param file: pointer to the source file name + * @param line: assert_param error line source number + * @retval None + */ +void assert_failed(uint8_t *file, uint32_t line) +{ + /* USER CODE BEGIN 6 */ + /* User can add his own implementation to report the file name and line number, + tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */ + /* USER CODE END 6 */ +} +#endif /* USE_FULL_ASSERT */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/stm32h7xx_hal_msp.c b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/stm32h7xx_hal_msp.c new file mode 100644 index 000000000..60881f1c2 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/stm32h7xx_hal_msp.c @@ -0,0 +1,148 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : stm32h7xx_hal_msp.c + * Description : This file provides code for the MSP Initialization + * and de-Initialization codes. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN TD */ + +/* USER CODE END TD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN Define */ + +/* USER CODE END Define */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN Macro */ + +/* USER CODE END Macro */ + +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* External functions --------------------------------------------------------*/ +/* USER CODE BEGIN ExternalFunctions */ + +/* USER CODE END ExternalFunctions */ + +/* USER CODE BEGIN 0 */ + +/* USER CODE END 0 */ +/** + * Initializes the Global MSP. + */ +void HAL_MspInit(void) +{ + /* USER CODE BEGIN MspInit 0 */ + + /* USER CODE END MspInit 0 */ + + __HAL_RCC_SYSCFG_CLK_ENABLE(); + + /* System interrupt init*/ + + /* USER CODE BEGIN MspInit 1 */ + + /* USER CODE END MspInit 1 */ +} + +/** +* @brief UART MSP Initialization +* This function configures the hardware resources used in this example +* @param huart: UART handle pointer +* @retval None +*/ +void HAL_UART_MspInit(UART_HandleTypeDef* huart) +{ + GPIO_InitTypeDef GPIO_InitStruct = {0}; + if(huart->Instance==USART3) + { + /* USER CODE BEGIN USART3_MspInit 0 */ + + /* USER CODE END USART3_MspInit 0 */ + /* Peripheral clock enable */ + __HAL_RCC_USART3_CLK_ENABLE(); + + __HAL_RCC_GPIOD_CLK_ENABLE(); + /**USART3 GPIO Configuration + PD8 ------> USART3_TX + PD9 ------> USART3_RX + */ + GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF7_USART3; + HAL_GPIO_Init(GPIOD, &GPIO_InitStruct); + + /* USER CODE BEGIN USART3_MspInit 1 */ + + /* USER CODE END USART3_MspInit 1 */ + } + +} + +/** +* @brief UART MSP De-Initialization +* This function freeze the hardware resources used in this example +* @param huart: UART handle pointer +* @retval None +*/ +void HAL_UART_MspDeInit(UART_HandleTypeDef* huart) +{ + if(huart->Instance==USART3) + { + /* USER CODE BEGIN USART3_MspDeInit 0 */ + + /* USER CODE END USART3_MspDeInit 0 */ + /* Peripheral clock disable */ + __HAL_RCC_USART3_CLK_DISABLE(); + + /**USART3 GPIO Configuration + PD8 ------> USART3_TX + PD9 ------> USART3_RX + */ + HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9); + + /* USER CODE BEGIN USART3_MspDeInit 1 */ + + /* USER CODE END USART3_MspDeInit 1 */ + } + +} + +/* USER CODE BEGIN 1 */ + +/* USER CODE END 1 */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/stm32h7xx_it.c b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/stm32h7xx_it.c new file mode 100644 index 000000000..4314c1a84 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/stm32h7xx_it.c @@ -0,0 +1,203 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file stm32h7xx_it.c + * @brief Interrupt Service Routines. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "main.h" +#include "stm32h7xx_it.h" +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN TD */ + +/* USER CODE END TD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* Private user code ---------------------------------------------------------*/ +/* USER CODE BEGIN 0 */ + +/* USER CODE END 0 */ + +/* External variables --------------------------------------------------------*/ + +/* USER CODE BEGIN EV */ + +/* USER CODE END EV */ + +/******************************************************************************/ +/* Cortex Processor Interruption and Exception Handlers */ +/******************************************************************************/ +/** + * @brief This function handles Non maskable interrupt. + */ +void NMI_Handler(void) +{ + /* USER CODE BEGIN NonMaskableInt_IRQn 0 */ + + /* USER CODE END NonMaskableInt_IRQn 0 */ + /* USER CODE BEGIN NonMaskableInt_IRQn 1 */ + + /* USER CODE END NonMaskableInt_IRQn 1 */ +} + +/** + * @brief This function handles Hard fault interrupt. + */ +void HardFault_Handler(void) +{ + /* USER CODE BEGIN HardFault_IRQn 0 */ + + /* USER CODE END HardFault_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_HardFault_IRQn 0 */ + /* USER CODE END W1_HardFault_IRQn 0 */ + } +} + +/** + * @brief This function handles Memory management fault. + */ +void MemManage_Handler(void) +{ + /* USER CODE BEGIN MemoryManagement_IRQn 0 */ + + /* USER CODE END MemoryManagement_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */ + /* USER CODE END W1_MemoryManagement_IRQn 0 */ + } +} + +/** + * @brief This function handles Pre-fetch fault, memory access fault. + */ +void BusFault_Handler(void) +{ + /* USER CODE BEGIN BusFault_IRQn 0 */ + + /* USER CODE END BusFault_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_BusFault_IRQn 0 */ + /* USER CODE END W1_BusFault_IRQn 0 */ + } +} + +/** + * @brief This function handles Undefined instruction or illegal state. + */ +void UsageFault_Handler(void) +{ + /* USER CODE BEGIN UsageFault_IRQn 0 */ + + /* USER CODE END UsageFault_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_UsageFault_IRQn 0 */ + /* USER CODE END W1_UsageFault_IRQn 0 */ + } +} + +/** + * @brief This function handles System service call via SWI instruction. + */ +void SVC_Handler(void) +{ + /* USER CODE BEGIN SVCall_IRQn 0 */ + + /* USER CODE END SVCall_IRQn 0 */ + /* USER CODE BEGIN SVCall_IRQn 1 */ + + /* USER CODE END SVCall_IRQn 1 */ +} + +/** + * @brief This function handles Debug monitor. + */ +void DebugMon_Handler(void) +{ + /* USER CODE BEGIN DebugMonitor_IRQn 0 */ + + /* USER CODE END DebugMonitor_IRQn 0 */ + /* USER CODE BEGIN DebugMonitor_IRQn 1 */ + + /* USER CODE END DebugMonitor_IRQn 1 */ +} + +/** + * @brief This function handles Pendable request for system service. + */ +void PendSV_Handler(void) +{ + /* USER CODE BEGIN PendSV_IRQn 0 */ + + /* USER CODE END PendSV_IRQn 0 */ + /* USER CODE BEGIN PendSV_IRQn 1 */ + + /* USER CODE END PendSV_IRQn 1 */ +} + +/** + * @brief This function handles System tick timer. + */ +void SysTick_Handler(void) +{ + /* USER CODE BEGIN SysTick_IRQn 0 */ + + /* USER CODE END SysTick_IRQn 0 */ + HAL_IncTick(); + /* USER CODE BEGIN SysTick_IRQn 1 */ + + /* USER CODE END SysTick_IRQn 1 */ +} + +/******************************************************************************/ +/* STM32H7xx Peripheral Interrupt Handlers */ +/* Add here the Interrupt Handlers for the used peripherals. */ +/* For the available peripheral interrupt handler names, */ +/* please refer to the startup file (startup_stm32h7xx.s). */ +/******************************************************************************/ + +/* USER CODE BEGIN 1 */ + +/* USER CODE END 1 */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/system_stm32h7xx.c b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/system_stm32h7xx.c new file mode 100644 index 000000000..7f01c9b74 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/CubeMX_Config/Src/system_stm32h7xx.c @@ -0,0 +1,365 @@ +/** + ****************************************************************************** + * @file system_stm32h7xx.c + * @author MCD Application Team + * @brief CMSIS Cortex-Mx Device Peripheral Access Layer System Source File. + * + * This file provides two functions and one global variable to be called from + * user application: + * - SystemInit(): This function is called at startup just after reset and + * before branch to main program. This call is made inside + * the "startup_stm32h7xx.s" file. + * + * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used + * by the user application to setup the SysTick + * timer or configure other parameters. + * + * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must + * be called whenever the core clock is changed + * during program execution. + * + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2017 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32h7xx_system + * @{ + */ + +/** @addtogroup STM32H7xx_System_Private_Includes + * @{ + */ + +#include "stm32h7xx.h" +#include +#if !defined (HSE_VALUE) +#define HSE_VALUE ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (CSI_VALUE) + #define CSI_VALUE ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* CSI_VALUE */ + +#if !defined (HSI_VALUE) + #define HSI_VALUE ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_TypesDefinitions + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_Defines + * @{ + */ + +/************************* Miscellaneous Configuration ************************/ +/*!< Uncomment the following line if you need to use initialized data in D2 domain SRAM (AHB SRAM) */ +/* #define DATA_IN_D2_SRAM */ + +/*!< Uncomment the following line if you need to relocate your vector Table in + Internal SRAM. */ +/* #define VECT_TAB_SRAM */ +#define VECT_TAB_OFFSET 0x00000000UL /*!< Vector Table base offset field. + This value must be a multiple of 0x200. */ +/******************************************************************************/ + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_Variables + * @{ + */ + /* This variable is updated in three ways: + 1) by calling CMSIS function SystemCoreClockUpdate() + 2) by calling HAL API function HAL_RCC_GetHCLKFreq() + 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency + Note: If you use this function to configure the system clock; then there + is no need to call the 2 first functions listed above, since SystemCoreClock + variable is updated automatically. + */ + uint32_t SystemCoreClock = 64000000; + uint32_t SystemD2Clock = 64000000; + const uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9}; + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_FunctionPrototypes + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32H7xx_System_Private_Functions + * @{ + */ + +/** + * @brief Setup the microcontroller system + * Initialize the FPU setting and vector table location + * configuration. + * @param None + * @retval None + */ +void SystemInit (void) +{ +#if defined (DATA_IN_D2_SRAM) + __IO uint32_t tmpreg; +#endif /* DATA_IN_D2_SRAM */ + + /* FPU settings ------------------------------------------------------------*/ + #if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2))); /* set CP10 and CP11 Full Access */ + #endif + /* Reset the RCC clock configuration to the default reset state ------------*/ + /* Set HSION bit */ + RCC->CR |= RCC_CR_HSION; + + /* Reset CFGR register */ + RCC->CFGR = 0x00000000; + + /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */ + RCC->CR &= 0xEAF6ED7FU; + + /* Reset D1CFGR register */ + RCC->D1CFGR = 0x00000000; + + /* Reset D2CFGR register */ + RCC->D2CFGR = 0x00000000; + + /* Reset D3CFGR register */ + RCC->D3CFGR = 0x00000000; + + /* Reset PLLCKSELR register */ + RCC->PLLCKSELR = 0x00000000; + + /* Reset PLLCFGR register */ + RCC->PLLCFGR = 0x00000000; + /* Reset PLL1DIVR register */ + RCC->PLL1DIVR = 0x00000000; + /* Reset PLL1FRACR register */ + RCC->PLL1FRACR = 0x00000000; + + /* Reset PLL2DIVR register */ + RCC->PLL2DIVR = 0x00000000; + + /* Reset PLL2FRACR register */ + + RCC->PLL2FRACR = 0x00000000; + /* Reset PLL3DIVR register */ + RCC->PLL3DIVR = 0x00000000; + + /* Reset PLL3FRACR register */ + RCC->PLL3FRACR = 0x00000000; + + /* Reset HSEBYP bit */ + RCC->CR &= 0xFFFBFFFFU; + + /* Disable all interrupts */ + RCC->CIER = 0x00000000; + +#if defined (DATA_IN_D2_SRAM) + /* in case of initialized data in D2 SRAM (AHB SRAM) , enable the D2 SRAM clock ((AHB SRAM clock) */ +#if defined(RCC_AHB2ENR_D2SRAM1EN) + RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN); +#else + RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN); +#endif /* RCC_AHB2ENR_D2SRAM1EN */ + + tmpreg = RCC->AHB2ENR; + (void) tmpreg; +#endif /* DATA_IN_D2_SRAM */ + +#if defined(DUAL_CORE) && defined(CORE_CM4) + /* Configure the Vector Table location add offset address for cortex-M4 ------------------*/ +#ifdef VECT_TAB_SRAM + SCB->VTOR = D2_AHBSRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */ +#else + SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */ +#endif /* VECT_TAB_SRAM */ + +#else + /* dual core CM7 or single core line */ + if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U) + { + /* if stm32h7 revY*/ + /* Change the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */ + *((__IO uint32_t*)0x51008108) = 0x000000001U; + } + + /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/ +#ifdef VECT_TAB_SRAM + SCB->VTOR = D1_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */ +#else + SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */ +#endif + +#endif /*DUAL_CORE && CORE_CM4*/ + +} + +/** + * @brief Update SystemCoreClock variable according to Clock Register Values. + * The SystemCoreClock variable contains the core clock , it can + * be used by the user application to setup the SysTick timer or configure + * other parameters. + * + * @note Each time the core clock changes, this function must be called + * to update SystemCoreClock variable value. Otherwise, any configuration + * based on this variable will be incorrect. + * + * @note - The system frequency computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * + * - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*) + * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**) + * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***) + * - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*), + * HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors. + * + * (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value + * 4 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value + * 64 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value + * 25 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * have wrong result. + * + * - The result of this function could be not correct when using fractional + * value for HSE crystal. + * @param None + * @retval None + */ +void SystemCoreClockUpdate (void) +{ + uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp; + float_t fracn1, pllvco; + + /* Get SYSCLK source -------------------------------------------------------*/ + + switch (RCC->CFGR & RCC_CFGR_SWS) + { + case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */ + SystemCoreClock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)); + break; + + case RCC_CFGR_SWS_CSI: /* CSI used as system clock source */ + SystemCoreClock = CSI_VALUE; + break; + + case RCC_CFGR_SWS_HSE: /* HSE used as system clock source */ + SystemCoreClock = HSE_VALUE; + break; + + case RCC_CFGR_SWS_PLL1: /* PLL1 used as system clock source */ + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN + SYSCLK = PLL_VCO / PLLR + */ + pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC); + pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4) ; + pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos); + fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3)); + + if (pllm != 0U) + { + switch (pllsource) + { + case RCC_PLLCKSELR_PLLSRC_HSI: /* HSI used as PLL clock source */ + + hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ; + pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + + break; + + case RCC_PLLCKSELR_PLLSRC_CSI: /* CSI used as PLL clock source */ + pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + + case RCC_PLLCKSELR_PLLSRC_HSE: /* HSE used as PLL clock source */ + pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + + default: + pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 ); + break; + } + pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ; + SystemCoreClock = (uint32_t)(float_t)(pllvco/(float_t)pllp); + } + else + { + SystemCoreClock = 0U; + } + break; + + default: + SystemCoreClock = CSI_VALUE; + break; + } + + /* Compute SystemClock frequency --------------------------------------------------*/ + tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]; + + /* SystemCoreClock frequency : CM7 CPU frequency */ + SystemCoreClock >>= tmp; + + /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency */ + SystemD2Clock = (SystemCoreClock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU)); + +} + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsp/stm32/stm32h743-st-nucleo/board/Kconfig b/bsp/stm32/stm32h743-st-nucleo/board/Kconfig new file mode 100644 index 000000000..459bce295 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/Kconfig @@ -0,0 +1,38 @@ +menu "Hardware Drivers Config" + +config SOC_STM32H743ZI + bool + select SOC_SERIES_STM32H7 + default y + +menu "Onboard Peripheral Drivers" + +endmenu + +menu "On-chip Peripheral Drivers" + + config BSP_USING_GPIO + bool "Enable GPIO" + select RT_USING_PIN + default y + + menuconfig BSP_USING_UART + bool "Enable UART" + default y + select RT_USING_SERIAL + if BSP_USING_UART + config BSP_USING_UART3 + bool "Enable UART3" + default y + + endif + + source "../libraries/HAL_Drivers/Kconfig" + +endmenu + +menu "Board extended module Drivers" + +endmenu + +endmenu diff --git a/bsp/stm32/stm32h743-st-nucleo/board/SConscript b/bsp/stm32/stm32h743-st-nucleo/board/SConscript new file mode 100644 index 000000000..4a4c80680 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/SConscript @@ -0,0 +1,25 @@ +import rtconfig +from building import * + +cwd = GetCurrentDir() + +# add the general drivers. +src = Glob('board.c') +src += Glob('CubeMX_Config/Src/stm32h7xx_hal_msp.c') + +path = [cwd] +path += [cwd + '/CubeMX_Config/Inc'] + +if rtconfig.CROSS_TOOL == 'gcc': + src += [cwd + '/../../libraries/STM32H7xx_HAL/CMSIS/Device/ST/STM32H7xx/Source/Templates/gcc/startup_stm32h743xx.s'] +elif rtconfig.CROSS_TOOL == 'keil': + src += [cwd + '/../../libraries/STM32H7xx_HAL/CMSIS/Device/ST/STM32H7xx/Source/Templates/arm/startup_stm32h743xx.s'] +elif rtconfig.CROSS_TOOL == 'iar': + src += [cwd + '/../../libraries/STM32H7xx_HAL/CMSIS/Device/ST/STM32H7xx/Source/Templates/iar/startup_stm32h743xx.s'] + +# STM32H743xx || STM32H750xx || STM32F753xx +# You can select chips from the list above +CPPDEFINES = ['STM32H743xx'] +group = DefineGroup('Drivers', src, depend = [''], CPPPATH = path, CPPDEFINES = CPPDEFINES) + +Return('group') diff --git a/bsp/stm32/stm32h743-st-nucleo/board/board.c b/bsp/stm32/stm32h743-st-nucleo/board/board.c new file mode 100644 index 000000000..dc2e79d04 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/board.c @@ -0,0 +1,72 @@ +/* + * Copyright (c) 2006-2018, RT-Thread Development Team + * + * SPDX-License-Identifier: Apache-2.0 + * + * Change Logs: + * Date Author Notes + * 2018-11-06 SummerGift first version + */ + +#include "board.h" + +/** + * @brief System Clock Configuration + * @retval None + */ +void SystemClock_Config(void) +{ + RCC_OscInitTypeDef RCC_OscInitStruct = {0}; + RCC_ClkInitTypeDef RCC_ClkInitStruct = {0}; + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0}; + + /** Supply configuration update enable + */ + HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY); + /** Configure the main internal regulator output voltage + */ + __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0); + + while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {} + /** Initializes the CPU, AHB and APB busses clocks + */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE; + RCC_OscInitStruct.HSEState = RCC_HSE_ON; + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON; + RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE; + RCC_OscInitStruct.PLL.PLLM = 1; + RCC_OscInitStruct.PLL.PLLN = 120; + RCC_OscInitStruct.PLL.PLLP = 2; + RCC_OscInitStruct.PLL.PLLQ = 2; + RCC_OscInitStruct.PLL.PLLR = 2; + RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3; + RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE; + RCC_OscInitStruct.PLL.PLLFRACN = 0; + if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) + { + Error_Handler(); + } + /** Initializes the CPU, AHB and APB busses clocks + */ + RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK + | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 + | RCC_CLOCKTYPE_D3PCLK1 | RCC_CLOCKTYPE_D1PCLK1; + RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; + RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1; + RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2; + RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2; + RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2; + RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2; + RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2; + + if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) + { + Error_Handler(); + } + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3; + PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1; + if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) + { + Error_Handler(); + } +} diff --git a/bsp/stm32/stm32h743-st-nucleo/board/board.h b/bsp/stm32/stm32h743-st-nucleo/board/board.h new file mode 100644 index 000000000..72d84ff29 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/board.h @@ -0,0 +1,49 @@ +/* + * Copyright (c) 2006-2018, RT-Thread Development Team + * + * SPDX-License-Identifier: Apache-2.0 + * + * Change Logs: + * Date Author Notes + * 2018-11-5 SummerGift first version + */ + +#ifndef __BOARD_H__ +#define __BOARD_H__ + +#include +#include +#include "drv_common.h" +#include "drv_gpio.h" + +#ifdef __cplusplus +extern "C" { +#endif + +#define STM32_FLASH_START_ADRESS ((uint32_t)0x08000000) +#define STM32_FLASH_SIZE (2048 * 1024) +#define STM32_FLASH_END_ADDRESS ((uint32_t)(STM32_FLASH_START_ADRESS + STM32_FLASH_SIZE)) + +#define STM32_SRAM_SIZE (512) +#define STM32_SRAM_END (0x24000000 + STM32_SRAM_SIZE * 1024) + +#if defined(__CC_ARM) || defined(__CLANG_ARM) +extern int Image$$RW_IRAM1$$ZI$$Limit; +#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit) +#elif __ICCARM__ +#pragma section="CSTACK" +#define HEAP_BEGIN (__segment_end("CSTACK")) +#else +extern int __bss_end; +#define HEAP_BEGIN (&__bss_end) +#endif + +#define HEAP_END STM32_SRAM_END + +void SystemClock_Config(void); + +#ifdef __cplusplus +} +#endif + +#endif diff --git a/bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.icf b/bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.icf new file mode 100644 index 000000000..89354c763 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.icf @@ -0,0 +1,28 @@ +/*###ICF### Section handled by ICF editor, don't touch! ****/ +/*-Editor annotation file-*/ +/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */ +/*-Specials-*/ +define symbol __ICFEDIT_intvec_start__ = 0x08000000; +/*-Memory Regions-*/ +define symbol __ICFEDIT_region_ROM_start__ = 0x08000000; +define symbol __ICFEDIT_region_ROM_end__ = 0x081FFFFF; +define symbol __ICFEDIT_region_RAM_start__ = 0x24000000; +define symbol __ICFEDIT_region_RAM_end__ = 0x2007FFFF; +/*-Sizes-*/ +define symbol __ICFEDIT_size_cstack__ = 0x800; +define symbol __ICFEDIT_size_heap__ = 0x400; +/**** End of ICF editor section. ###ICF###*/ + +define memory mem with size = 4G; +define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__]; +define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__]; + +define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; + +initialize by copy { readwrite }; +do not initialize { section .noinit }; + +place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; + +place in ROM_region { readonly }; +place in RAM_region { readwrite, last block CSTACK}; diff --git a/bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.lds b/bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.lds new file mode 100644 index 000000000..d0d7505fb --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.lds @@ -0,0 +1,157 @@ +/* + * linker script for STM32F4xx with GNU ld + * bernard.xiong 2009-10-14 + */ + +/* Program Entry, set to mark it as "used" and avoid gc */ +MEMORY +{ + ROM (rx) : ORIGIN = 0x08000000, LENGTH = 2048k /* 2048KB flash */ + RAM (rw) : ORIGIN = 0x24000000, LENGTH = 512k /* 512K sram */ +} +ENTRY(Reset_Handler) +_system_stack_size = 0x200; + +SECTIONS +{ + .text : + { + . = ALIGN(4); + _stext = .; + KEEP(*(.isr_vector)) /* Startup code */ + + . = ALIGN(4); + *(.text) /* remaining code */ + *(.text.*) /* remaining code */ + *(.rodata) /* read-only data (constants) */ + *(.rodata*) + *(.glue_7) + *(.glue_7t) + *(.gnu.linkonce.t*) + + /* section information for finsh shell */ + . = ALIGN(4); + __fsymtab_start = .; + KEEP(*(FSymTab)) + __fsymtab_end = .; + + . = ALIGN(4); + __vsymtab_start = .; + KEEP(*(VSymTab)) + __vsymtab_end = .; + + /* section information for initial. */ + . = ALIGN(4); + __rt_init_start = .; + KEEP(*(SORT(.rti_fn*))) + __rt_init_end = .; + + . = ALIGN(4); + + PROVIDE(__ctors_start__ = .); + KEEP (*(SORT(.init_array.*))) + KEEP (*(.init_array)) + PROVIDE(__ctors_end__ = .); + + . = ALIGN(4); + + _etext = .; + } > ROM = 0 + + /* .ARM.exidx is sorted, so has to go in its own output section. */ + __exidx_start = .; + .ARM.exidx : + { + *(.ARM.exidx* .gnu.linkonce.armexidx.*) + + /* This is used by the startup in order to initialize the .data secion */ + _sidata = .; + } > ROM + __exidx_end = .; + + /* .data section which is used for initialized data */ + + .data : AT (_sidata) + { + . = ALIGN(4); + /* This is used by the startup in order to initialize the .data secion */ + _sdata = . ; + + *(.data) + *(.data.*) + *(.gnu.linkonce.d*) + + PROVIDE(__dtors_start__ = .); + KEEP(*(SORT(.dtors.*))) + KEEP(*(.dtors)) + PROVIDE(__dtors_end__ = .); + + . = ALIGN(4); + /* This is used by the startup in order to initialize the .data secion */ + _edata = . ; + } >RAM + + .stack : + { + . = ALIGN(4); + _sstack = .; + . = . + _system_stack_size; + . = ALIGN(4); + _estack = .; + } >RAM + + __bss_start = .; + .bss : + { + . = ALIGN(4); + /* This is used by the startup in order to initialize the .bss secion */ + _sbss = .; + + *(.bss) + *(.bss.*) + *(COMMON) + + . = ALIGN(4); + /* This is used by the startup in order to initialize the .bss secion */ + _ebss = . ; + + *(.bss.init) + } > RAM + __bss_end = .; + + _end = .; + + /* Stabs debugging sections. */ + .stab 0 : { *(.stab) } + .stabstr 0 : { *(.stabstr) } + .stab.excl 0 : { *(.stab.excl) } + .stab.exclstr 0 : { *(.stab.exclstr) } + .stab.index 0 : { *(.stab.index) } + .stab.indexstr 0 : { *(.stab.indexstr) } + .comment 0 : { *(.comment) } + /* DWARF debug sections. + * Symbols in the DWARF debugging sections are relative to the beginning + * of the section so we begin them at 0. */ + /* DWARF 1 */ + .debug 0 : { *(.debug) } + .line 0 : { *(.line) } + /* GNU DWARF 1 extensions */ + .debug_srcinfo 0 : { *(.debug_srcinfo) } + .debug_sfnames 0 : { *(.debug_sfnames) } + /* DWARF 1.1 and DWARF 2 */ + .debug_aranges 0 : { *(.debug_aranges) } + .debug_pubnames 0 : { *(.debug_pubnames) } + /* DWARF 2 */ + .debug_info 0 : { *(.debug_info .gnu.linkonce.wi.*) } + .debug_abbrev 0 : { *(.debug_abbrev) } + .debug_line 0 : { *(.debug_line) } + .debug_frame 0 : { *(.debug_frame) } + .debug_str 0 : { *(.debug_str) } + .debug_loc 0 : { *(.debug_loc) } + .debug_macinfo 0 : { *(.debug_macinfo) } + /* SGI/MIPS DWARF 2 extensions */ + .debug_weaknames 0 : { *(.debug_weaknames) } + .debug_funcnames 0 : { *(.debug_funcnames) } + .debug_typenames 0 : { *(.debug_typenames) } + .debug_varnames 0 : { *(.debug_varnames) } +} diff --git a/bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.sct b/bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.sct new file mode 100644 index 000000000..addcd72e5 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/board/linker_scripts/link.sct @@ -0,0 +1,15 @@ +; ************************************************************* +; *** Scatter-Loading Description File generated by uVision *** +; ************************************************************* + +LR_IROM1 0x08000000 0x00200000 { ; load region size_region + ER_IROM1 0x08000000 0x00200000 { ; load address = execution address + *.o (RESET, +First) + *(InRoot$$Sections) + .ANY (+RO) + } + RW_IRAM1 0x24000000 0x00080000 { ; RW data + .ANY (+RW +ZI) + } +} + diff --git a/bsp/stm32/stm32h743-st-nucleo/figures/board.jpg b/bsp/stm32/stm32h743-st-nucleo/figures/board.jpg new file mode 100644 index 0000000000000000000000000000000000000000..2fbaca36dabc6be7fb906fc6ec4733a925016cdb GIT binary patch literal 76339 zcmbrlc{p3`_dcqFPNt%!nA)nL#+pkFZz)QOnu#Gr4T+*^3WB#a&#$?qs2YNZm_kcX z^IK{RL5zu-r-VvVg5z_3=X}p~oxgt9@3Z%{{@Qy#*KB3!xi|iLJv0pgrVGur_ zC*%Jbo8kXCE?m5HneociYu9fuo!@}D$#C()rArqtUt(mueEIzD@bl{om)RLP?#MsB z!fEDw^{(G7g}3R&*F<#cI=Rfp$oCXo-n_ehgPVt!4w&n2a0<%o*P zs``dTOjGlhuPt5OJ-vPX|9&4B$4yM)r>18JMAGulmDRQNjZMn_!LLK=Z`z-u|KPg7 zaOr=R?0*6K|KVak$93`Yb2czmfg#0ekm7F1 z6B+(ryI(eOQ}O$~@N0Z)xYQ3@Cg_|~S@;Xn%X3hUP4&hj*)+tk3?9hObfQDu-<9G+ z|BRIgIF=gxAPysDzi4JJQpENb z7VUz*Z&=1#*6O{Uq4im|q{CrZ;MY+A-Oua~C1vIz;kEzU5h27}_#62=np`)yk*hfo ztFB?^x(wM45LKZJ1(TFo$PFNedF^b$f^GGarhJ(K(nt&5KIAW0&F2j6yL$JXxQa^~b8Ab1KEo3^f>2pr&lI6)~Pz=J_?^;I~DV+5-D*J=-I#{i^tOxEkNNDCH-ve43wJL&jMofTxAUnqK!UB0 z!roRI)Ie{7Q{D{kj;rMe-wS}tHPd6sS<{YIC?l^i+q{>GnjMXne`uCt^?aZ;bZ4b}FQ zvC#-??WBmbhU7pMis#CPd8L7g=VTV=Kebj)+B^nw#rm!Nq&w=gY#CA^E=PW!sJ~o%%5PtV+;C|zqfYeVwK&RYK@=3 z+*i;(B}x6kdEiu;c7YMZdRZV(roor|-sUFjAT+7s*Hh8DFY5VNmC^5sx!Rbbo=3)7 zk5`0XX`obsIN5d->vqO)P3ZGc(iwy2HB4Dr&*SA}nB8G>UZ?Rklf37P z{JvA%KvDNcwR|M3rOj*DuAQuuG!}^28%&gwX1JGE~g!A(QxqI-}DB019(Juhy9F!(UW5H zZRG76`il-S)ZqtQZ)yJOvE&&;KVbK*o9opCtciv)%1aegt;I~Aft9>dSvIYlUyry!utiy`}4;5M#Gb)iw7i+B;_zufgcOXwPTEFF>=xx zg5{BJ{OD^A^RO!I8;HrMerZ{;C9lb6hwb$_&1!lGjRtJTMkk}hsB z7ReQ(sOxgx*ZZt9R?M>U>RTxF+wMFnUAlsAkvp}Mq7wQgN#%1T`pP@s&H74wJ}yfT zSd2ErX6sJA`GOI|Q@-+q=f5<`54Vzko?Kzmj&qV)GUi#{LBeInBBW^feKv&va$!m7 zMjnQWL@hXN;C21?<}KCoD>S%4%6{#dN^4teW}2o z7#USYDa<5&sNnz>DE5E~eo&I~ski_;O9voJV~&l&p!3f;oflpkJ`=`5>3r6n$Xr(m zX<$vIxvgDQU^a!T%Kz)}Ba3clGRDs;FC$l>#0Vj2Jk+miJ6UEnYFWBUVK+zYc6|(S zyJoD0M_Z==?(6#*PgZgTFDNwcwmRsy8489F{QB6O3e=W0E}C9aHa&I)4r?t!ue%f* z_dHIz`1rZ%&sxb~iOV&tOAq}1JX>sHZRub>V<0M#x3)4zqzjpGXpaf(yw!`iUVszQ zzhcV|k~^jN{j=CxmF!5BPkEgUDmf}>zd-2m=XbtbWa|dX>rK_rnhsLF3K@~0!MIdl z+Udm82(SdL=97+*Ddu}5p@v|AAnyH}C?^5nukfU`Io>Ht_BqM8_}nZdTd#K1GL3SxK`DAY($8>%1w_MZ{cbS>MMXTP%p!9I3)n5u1?cNh@_Bj8! zaC?&IfBiy~+f!@C5N6b9B_Ff=yVoWct`?(v(r!VEIF%9P-tu%(xSVc7ocY8do4`6D z8t^LkRD{e+o?MQdgdrUlArZEIyXp zc%58j#J*aoCh=Hx&$#ct%Gl9c>U+O}xxnFv-}t_3#;Sc^UdSCuX8w5!PQy`#HMjN~ zx*{Y_%6*Q*}MzGf#;z9;;~q2udk+kct)qyD`o@Z$Hdd>R~=9ThMVQ6k8y{aqkzYRw}_+fz#W zDpaLKAAzQk!u3~A@m)`UX^Qs)4%@S-U$n+^k0$X6h&ek?!prAMZ{{552QLQ^CvW(? z62})^q1%O!b{H|&_pX$C(i)391X_gnN__|#I9_`2FG>TVb??v7RFTc4 zlx~X@2ji&K_2IU>@x@;6DyXVD$-!7~+dRD93q-FuV|dpB2hezq zgJ6qGj`ei6$q1oM@HP5%3een(hg|k4cC9-v2eVXMv7k!bgzQP$?{S z0Jvk+C%oM{Xopoi&G)N7_E*?DI@&sh%ag&q9hcw`qVILj>m=}vh|vxfx&e{J-eg=$ z+?a^s?*(a+HbUEewVW1_)a?;5UlvQ|*j*rt7&Z@$RWr*5u%Fe*z-6+-rU z_&kJbdH~rH%DAFBah1F+R&D}HTZWU#NS!>iu}(ImQ^(3iexUA8QUQ;-d`Z^vWTiR= zV&%n|gw)?adn@Z1DjQB%ii?`3DL>sG{6JgWE}}FTQ*!$Y6gzX;?@(mh$mg?Mq(8z5 zTjzIsEsb#4ZnQ|Qs{=u^_KPZLmAar)?)p@z9G=y2f+KV&Z@fnocM?p|B~mM^Y0WlY zM&VMVK|!AGBju(zglJ)sSewe%nhpFJ1L4RARcc%Tz8AZ?PX%hK+n<6dzNkSL!tbgy6BpoUiF6Cu1+C`s0@D}|zj;v$2IC*}lOjJMGK{`4TT!3b{rNb0>S zHhFdq`+6W<-DrrP{|)Pe{C)vcYw_wKZCL4n^8MAxG$xTo~v02*7C~TP}c&}Qx66>uCQAi6zB6+ZIca_oFGyT5OyrnXed` zHRKyNm!ZJ?EA4ghsH>7+URiO)2TbLzohJTi#I92&PuF$IIH$s_hJuSJFv)7q{G` zUy!YSgrd$EVi^mINw&XWnDrer9sHUQ+xF@oPmoITrzgL+xKPU=-qPl;zC(L6gVcK` zA0qCRl7V_>VmihWPb4U71S4csft+>H^2PXX}6mldX<7PX%Zq$8xq%1-%fiUINXYRDO)~ zTDNA}0-iC@TJz;(+?x`aLUwAL3m0sc-a3gr-71GW$MulJ%}e+9To0e=aXCHIaC-)) za6w;eKChI_uFxsk6{hCOlrf4YBJST;8p{?EF67RB*!8gNA*sTqfY0T@FLG7NLznxO z2u34}U5D58B{xy!M;2WZ(aKr&r+7G!JV1;1A~FfeIi` zg;hN!Ay#W&7y*q zt+0)?9}bxY#c=LzlXtQljQt}0uXHmDc2X9%bC=P=_H@THh8Q-|b$AH5Zx+~s3#2tJ z-h?P_)b*3Xw3#-<4HBiiG_|cDfyNQyX0D9i@}IWmn|;ZUQQ)ijyw^`|4^Qg0L0Cv3 z6AB!xq#f#}9}*$N1%4jj^wNeU!gO;qCeRw|r&Mx-RiQE-3btJ})7Vz!AfGVn14@Qo zPb)Jkzmky_l5O*}vFIKe;Zt`SH?K5LLYUmzLPNMKo%5rL_rAY~_*QhCZcL1fY1bw< z_oDgqC?a~~j%W?l5)f3KTBK;ZF%HqFrg^u6>E~x8+yS zmbIs)^{I9M==Yb6AN5i;_Q*-yi|knEB`^mp%8=Yw)y_qZNqf7J=7_WDKC;gBMLW!< zu?$t20r?aETP-dB1>qCK-_M1Vq zWWF=#pN1ZDI~lj2=sLR>Irn)_$@s|Bb`BU@f4cxBG6u8AC>7gz@ov=)+3lezLyBd!i8c!)J2X+UKwP zm$G@oO_WxKBu2qD$#PcyCS`^L*t`P6GWw*~Vl((H-Hyb4Qt_)OwGe=(Tc8Yz>0A?7 zEAgmu^1E5j7F|TbFJBe{;sm>os%$EZ$7&$xVGy)r&t;>XW zFy*e?svvHV9w=?$qbienoc*s)qOR*QTH!3$T_RAbF}>9`6Psb6LpLD7s%k^W>>Zp| z^?t6)3Sq$#Z+ZXt;q$JkuCRv_zI-}d;Wc7%+y!uf^>AojnbAl46eWbH+K>}jb*GJ- zwCs_B6(^z@LC|)g7V<7KJW{KKgtGW%9p!ZJEB=?UEY2jV8xX~muvgaNl@C^mvE})0 z`Vo2UJhJQHfZJnFis^RFBy<$jiDk@3DFhu!lrR>tZJ5FYx74M4!lCytn!eV}_uIcY z66QdLl6q^iGmmDw1>}LW81lig__hc+(t^y^$KR3aw;3UDtQv(1xb_Rp3V(vT)A*JA zN;N2GpZ4y4JInm$qT6IFD$wtqO6{DXqxz*LVE*`TqpJkJ1WL4G%4ly*OI2|beer_O8 zs-G*)a<=U80GIQPgI;MCqfGRUXP1(QJ}lCeZ6Qqj`b2>Zla4%%r{5Z|(vbugc3w`4 z*Jej)cvR3*ai$c;WUAu)w3BCdPiRCPamUrXWzu7ut{W(pyJkq-Q5mM7mG-vt4Lb7m zX;H^|xduGw(bz(fSIbVt*IT|CmzfX$@o z$}Op`=P44BX*WM3Bt`=~^gq^)e%u(iKLFLpBAcYVYG6@+pS2&CQet9K2KuLWIACMk z2m8_Le!HIfK%=CIGE`sDJi8>gGxW?-@g< z(JYB^F-ggbjR9t^&GpwPZC9JG8r1i9u8`nZpeds!DhK69bae7$OLpn_QlHT`+l`Wm zDcc#$A4EL|K@{!hj`)Ta zH_ThJ%C!3Wb+j?%ya+IUH{I!sK^Ny!j>%9u=1!>4^<8z4+lZvIFB9h$?vYn9H@0xJ z&^||lt~{enb?=R`)5>?ZB=8!JMd_QO@VvzAZu%PdLyUm6>noT;TLYKw*bGNJO z0K(um?xQ?wmRgmu#qa#++dn6Quo<(5I1^erWw}SVR<%EDFNS(FTuEu4GMvP;sSkEK zU7YGeAni9mN9%+u83Z8|nwDlhp){{;@+EbN01JOM^?Ss-(h(|QW8PGIB7VLFxj4~X zzMdqVaxBn&ae*i{l4x&iWgv1rv_E!<98Gxs6^}7ozzZ_E)VDRpH@3sKszCj(>*wkp zi}sf2jI2jqhqEtr%ybYV6JC;qT0JUh>g?Qza!7En%fU0;VTkOmuX5iz`et6~%+%>3 zL}Vjp|1rde`oNf_E^l@9=joO6cPyv9R4m+R(~F)}5suU5L(#cD(G<%^6~Uj1E8lv8FUfGtNA5p?P=(>>W`);UnlBSTGbsl=m= z9y%yL)8e)*Gyez~$bMyn)VBzxTE5&EZVcHiAJ-0!(4gg#+zYjCcM|0|`NMTM;Yu=E zv%L!d+~LzPtPF9m!Zq#LR1IEj(syV%vZu+L&9ce9Xi?)}u5^o@eGb(5a4-G{A9Z{I z+Hni37gj^V`(BI~%W0`;4p+%*o?=gn7vf4K++P_x3=cDXyR*c8yD7~w-Rdu0fk%b% zCoyzO@<<}a*t8e&nSO=boP5TBQ7Q;C6uLbL*K;cehC{+iAVJ3#J{X9<=xVV)gb~~B zpsv^{l*^2)4k7QhoIciG`T`K$`~h zv=^s{bVld(+!xuo%*lxlbiY`$Kd{?d8LM&6>o=O1R2p-s$pvId%VOvMU7hlL`7Pmt z?e0S{HL&wPRjOV4`)ay5CX_(V6{w6MK_&c8V{A@#^V6d%6Ge)U@>52s!MRq5XgDBx zuCd-McuXbIL%23Ksj=;<#Yt4Vu$R1NZXs*?Nsa~!MQ62BjND55yw(dUij5BQ37Bo; zSU6*NPNuZh#X{V%6#kRMOa8vM@KhG6-5G;U0MeJ2=1Tpih1R`1?_sFjkb^?P5^-Ip zmyj zG5eyae^^)*G_r0n+9hmV!-`lSDWSnbV&T(J6H8T+ns++3R&9x-4muLNfW+L!7SH*Y zc%_Yb4%7Bi?uZdB;TD<~MVw?oH=yB2hFIa^tq5M+E4tqDwZQzO{1Fydgg0pQ^bu`m zPuxzK?{GE@I2+l3>Y88Yw&6&Z`4THPwKC0aK?46szoriOtiJ} zP9lMvCV@nN(t}^f$r81JScNjfUNsrEz-HRlPjH4>ifKIEgS4aArOg6YBkx&JPDY~9 zK1yNsPueKlSVBx{u|G0JrX~QmwIxVxQF-fE(H{;=cLdMVd}MTY+@;$%sb8a(bGwSJ z!mViXByW*tW4q@A&Wk(b3@jT_e3ZO7@Fb>3tJwj@Pi^(2ix0y>WOrnkDH}XFPJtsM zMZ@5v1pp;(r}tRx6ko_oQzM^BffIxjX#PuQ3~WPe30OU^Ku82Z2odaDHs@K9>o>Cz z+B_qjxlJh8e9~+v+j^}j|C;0)ofCX|eVJnV?Tn#rXR%W|^#Szs0>zkGNlN2@fI8w1 zkzvS4HfUZ-UqhLJvqUZB9#399*t2D>`JWivuY920d(01uxxd_7{|wChfZ|iNLRfAb zz9c53JagD|F4oYl>(MD{?j+UL`Bx?fo-<=km>c^RRCoi`FM4Xse9)#I_RvFlgIH|* zJg-{qrJWN@jLS_lj5wVWO_EtmQ95I|G_89coy2vshj|oF z8;TB5ygf|6PVEsVmAzV%!c_k(b@q#k{crO04%;@`!{Upl*gsgK4HTm5OmeuE zAi7NN5Qzw#2UZWNun#Dm23PQkY&ypJw>CzY3?EIrdA^!l9(yqbK;!FY5%v?oiR`Y zX-P}yYj94QAaTgXG0CtwpSTwNOO9Erc3fr^?fr>nVUXb6j3973J|SpUY545P3{8A^ zD+?cuqqqL5)L<9yvE74fE;$C+I&G%#bQdvi7RuGNVn;Phm8fGdt>vDhzB*!YF|Eh| zr)(nI}M&$k@Zwp&~(=)_m^N;$;Wwed?sM^o#*bbJ4WcbqHtwWYdk9Ry80Qmbl}99}0{ zmBm>u-#3aexTdyLvC3k^w&0fo2-xT^yagRHT|8nYwcllLXI1RAUaeZzS9Uco%l6;{ zZw1z7O)dv)s#Df-MGg1&OHYKU-T21YM1!{Ru8(fsgvY95hK1 zVcB%-jG-RAi*+Cb4&@TcMp4SzY;(nbJGSBO-A`+abeRprklpKEH4FvFWp zElZs;0Ky_>))+{CxD|4dxlC{B_3!-Oo7b{1Oy)o!W9_`Iq3z&&ob9ImE# zly2`WQPAffTB@MKA==vDH5w(5`^L=x(2DmqqmAZh!-EJf11>-gT})2~$@ z5244BRUCdFOH8&3?#lqIUS=0fOql7x>o#I;nf=B1-&jNl{0+@*X_1|-JB585OxzLk zSq6l3`Hp(1~dHV{Wk8`I69HI>;m?ms_!EnCxWQ@k^y$h4xQ04d);l z0ah1!x_qiB^Ots!(R#Owlyg;>k+P&kW^!e-iHS^?SB_bBP1$wvL5c513MS)8Cd1+; zTpSk3Zi5oT8e^*~9|egIH}kSYA^K*1Ss)XIBt!IC$#U*C<@ml=5hwjVv4ilN*o3A; z_C~OK`wU?p6Tz(0i_m5*cFKbZxbAuBSrj|5>$8KZK3xQWhx~kMIHqj5+x5P9+TbJI zBcq+TX_2J{VPu?f60xYWD5j2QBRx>LXy1f)3pr3ViG6iLajktMe zPB8v4U-kC(^G=`dNAp_g%=>&sdaIZATlJ&gHX0()GV$Ei**fu@=(ljUF!(>bi}0c#g~J6K_@#NUZ8X-vL*-ruCR2xwo(@nI4w@K?4r%k({03FE&JG%MqiO69QoyD%&|h`F zkb~SG3%@%hPxF6*88bh0<+(VacJR)@Y3PF(#{N zlqviN!$sDMZ~rc9h_NDc(=PrqP54V{nOsO{tZ@74F3I`P!;~v;g(e;3$~_^e2jnwX zcAu2i$y#r|x3n>y^$PdK@-msjz44(|E3D~IR@@6 z2h%cS46JYgQu*@=Cp*qw{|cg)v27oGZa$Ii@M*tu{($P=d9&xdEi#aC7=v&$b`KbQ zIpGIwmY<$?Z0#2@xK^J-QbS~b&%Y$@JYo*-T$%>?YG)Ax4B1UkX`_}+YG~KM>|8Mb z>yL2N3YFYyW7!&|)z*ed-|}W0Y6rvg<=ktA+r?;G(dTM zJWSaHL@JGPR0{7ro-#+>n)A3CTVDHpI4>z1@@9Z4|HI2=t2t^==thm021e4dN83wU zY2&-3T!uy3Zk6ODmsc0$bVt_Fo^E$u#Pq29JPpY`I%A0HaPPR*e_op40=oHE!8OTx zKaYm8xSR6yb6L}_d?0QR$r=Q)a#vtd2nvM`e3V~Vb311M7{A(7Oxl}P>?-6P)lgOW zK%S!7A4evd6qDTB+h}e?G;gcjX6Sr*Gbhw<^9TgZS%E9$Ry4_k`Fi;V-6R+@H*}WI zg)dV$sb-Vd$0*tyTshZr0`o{X5mbl?RW5)I+jZ0{AKS_1J;hx4(wc$4Mt@99*xs!c z!e3u?gf2gCe%@f{rxMpC7bVPs<&^7_W7!&9_72bN%Nd2nb!v&@ehIVAIBc}I=OUE9 z`re||59}GW0F(X@WUd0+lJryvjV&pCxq>IlgKR!vd!@?4H7nzcs6aN1p%~P=3$lIssQq#<1=Fb2bGp=fe<${lzYTyaKTi35JDX9^LU?ZA`8o# zrb|}Fb-Os-t&!t2U|xBfZws+1czO&_zLzbab^Uu-tsmul#TPELoeK-l0cQ+MbX78D zFDBx;v0Qf%yB$rc>kT5-!kAK4n2%VOtyL*;*O2l5v`GNZVx=%jTiybjUebT@*n`K> zGo-s%yq7<8UwW3k6$7fB30`V{;Hg$1|J2wIwCpMHL0&pxgF&c^GxMRtU|1#dA896!URjMTlutU7UN{LmH}n<;#fG0KE@*WdG%7 zd)u+&P#5-1$0$3YU%)oypZg|>gLUzDq5>qY_e);|7v(Ta2@})!I!Ue)#{BkU(V;#? zRfKk=c&x9?p{A-u9u<#2Fl`|(#=~`e?<%zfjs|4_UvcTjxLJERjS1ZBsdej?+%|uD zCvl14icyyH-v-YD&>27K9)5IEK{>oZNI%KCW7cU=Z|#ttRKCWfr^-t(!5hx>4X%?d zU(?_+>bADSO6FN5KUS-Zzn9$~nlQ`vhiHd>Z^~QP>(c-(8S6T>Q3O;05h&TBN?KyS zBW@3?P1=&V@+Syp@pRO!>BDN1YS6x}ziWu}8$yf2i!SQagM#fdhV&xxbMSOaH?``d zfbLB0CL&TWax|cFxP6z_-R3q5PtTyRfURimIWNg6hLAt))4h;$#&8@!=&XR+pv69o z87jB^+|IqTwI@g5p|+4cx_py_m}nNk%fbRQ*PbJiQ=>J&v|CD;*RzGv+>8hFY}w z0B^es^F}X+>?$)MuiZ;DeDO}rCr9&)K^_LC{!KQ0dn!tIAPcsaM4l%#@r1T^Obt!k zVEhy?2eS3Nuq$^vZ^QzN!8G7Lg(Wo3-&i;R;(RfNyVo#S&a{QTwh799>cv6;$^i5b zUA3~u6c-2?F9Bf~)y;lnKeLn^<{b#AJmy^~vai^*bi!u?BvDW;?`KM)X(>;;9^~*% z_F(lQUGGm?R#}u-t(^81ioqwmtdW3*-o6-R-iM=sl3&Ji4=x3sFj;uMS z9SVzlNxtz#1b|11a=y2)Q6nBxaJBbbV)K$#PLL?&Q4frQ264=H3a+#z{kd_xtn=9V z6n)B0TLjU3!-?nnP)9FFx+TO>@!OGb%r)R zy8%mn^e@D@a=Fs^b=^@r0PAH`2Im&xid{uI`NMdLlM-Ei(XM8bl|bedRu8@)*9}+6 z;pmE0MWlwN(PWkSbcMP`R^2U6n}Bsgq;|QQ#k_1VVT*ElIdZ{O|S) zw1zINE3^dSBG>HJf=Xjk>nM+I{poxy_Y`1s^lqj_N296Ow}L0{o_r8?pZEJB(Rm_5 zyKtof(f7NhAUf1o`3QXlq`6XwBu3;$MvTM&)Jh!S@Aob%>)v?Mni5;mk#>CG zBS*=_u6C{3yxpgy#4RiGOam@5OzVSBeWa(%93H3B0QJn&EOE#W!nE6E0~Xn~3F5H< zY}{Kd*4ZSx-?Wgz{pIJlltIw!7N@RHSKq)s>}9N-^s@{@jV5o&?jZ7$+<$>WzV zrYvx4UuL?-7aS&%eN$ZL+&xOPb8kl6rs!vjm5}lWO@(0*Bj0X%dHXH5x_*WQTafPo z+RGxVXimn!9`<>HZP`z4Phgmg?oTjH#%AX_C2a}4T}K9kX;u`Eeqkn`!?bwvcgm$6 zr)xzXiGk>gv|!@ZG`JT@P*l#HNxeYd_zLG*Z-|@H?+Z*u)q7kJ3#Ea&Uy`I+UX3-m z?&l>YWr6RVU#v;EcmnzKZG&~W%#}CIi@8kM^^Ecm@tM(3m-~7)1-f!S9%Ms^6x)xj zd`=jn#tq=5_)7DeIYOnc53}unERS_KQDWpn8QD-X?4){gneg;t3h0dCZ3HXagd7)* zl`ozbV* zi_W#$udHb&l?yao5G}40{$Tu<96MdJJ+5a#xPEfDT6xen;q-Ev33<0ttgLkQTw0|i zooR_7PyRCW4!Im^f^C@lu95x&7x6r@Q=nb^6erxM-HoAjP;5xvQ^|BT@;`8$F}k*P znk+^T*gsXsHA(052)^)j!nt*#v;~u87~&f46^dJQND6zDT{vtXq@GrMUTDx%;vcy{ zx2An1web^``=SC7n+pJA|5MHj6`Sn>QQa-MJ$sA>NYC17`$ey*OHM_`IQm~l(o_{r znWj3AQhvLVeQPT!#S)6^eo;FkcCksNz(G`E^*tujrf-A|%x(g!l1EtQ_{OH%fTu|h z-a|UvlGo5WEoDYRE1(6p8S(Sh9?b&Pa8Y30{~+lAYB>?4xtb($9tA2@$ETZraV(TUI!2k4?_Yhu_3?y$gp?3dz~DI+Nf-5yE;6?)dipxnvj z_~K-0)~5b*gl-;}NCFje$C_hpExAm+*2Ea8l3S@C5@?J2$OXt+8+vHfU1h8+syYJ5 za=td8VEkpjPyS`J6uO9Vx{qSWvt^PZnscW69Zb2 zGD7xAX&mcKc>zNAV)0%wMtEbL%~ir^+iU_U2X;G0^}T-F_Wfs4cfRhAI$YzJ`%$HF z;48EW^uJ475S8A(`#rgVo9SzU78^xDm~kt(vJ7r8dah+*hq+picYdj=s5ia!BWcR+ z?#?=l`H~EG#s@8uh7(?>29d&(i}~V4_#gZ(CBrIQUVnkh%5wCK^_y3RLM}n1ja-_S{U^sO#lW<-y)lEdI?N}3dJoo2EYBpDEJcHQsSRA{1iBUFk}jE= z8&1^JwWi2VG|uZ9Oet?Y^})(5KjJ-4rKi`Ogz>V)Z4-f+7dNH6ea7uJE&9E~)gt)9A>nf#}$DucO>Vlqlu$B0EM?*LbRj<2zyz(k?gw=dZBu+lQvl@@qH1(oE6} z>%OosR>eQNil%w{B0HwBOr*$bFvj*CM&=Z9`IItCNdGyGBBwmB-<3pi_;yt(Ad z*D`6In3@^weJc%hddtCX1mQUa3hy22&0gzXWOf97hrN}(8++Unp@OwHd=3SCF{tMZ z&m9DmZN&Glgmm2I+V`N}I#<3opTtM7ZiFIYUnxa$(cNfiHG-VP#c1WY*1QQjNRr@4 zyoM=q8q%!NoKmt*#epEye=}#pTdgN|L^vMCZtGFSqtDfH;maUT8O`&?4DF>zruC-! zdB{;)72$EoBCH(ZB3A{PHHA?_;rNUZNu_bcuZr?{@a6;b=W{RoLW2nn51};o$^=aj z%ND!mrTQW?n;LNEy7CHT?f9mS%Nm?S@U>YQQ+LsIU$@l0Fgb3x31w$79&1qr+EP`7 zJb-fUVpVbg7DKAzu;9+=VQErw_d`Ut)fc1$aeDm6fj}y(EO%na!-=a-&Bw-u-Sm1= zwi;>6jEdP9>+bLdvf1CLGRqN5vFKfHm*^rdvM$xnP_78a9z3I#?$f!wnUyG`gOJgH zlGGpfiStmFD#=EXxNM`kZ1rr24K+~2un&ArDYJODbDd6sS=*T+#sM8Mm_Zhc9<3WV zWnef5_1JbySbxGf<8;<`9Nmcb6rFg1Q$9dG_6UCHStFfNFw}a@$MSpGvTzjm%C91x zdHAylWeK?Ia=4yPS;K@fnzt;qC@}1Sii_yjUd?R`wmEkBIVPx4k4B1qlmI^8U?Ng_ka_%*w342&Q;nY zSG?4N;$9Uhllv->w2&*G4oo9tTr<37`z>2jw}ACt`l+i2+regknX7(CViQh!1OFZM zB{4+b+lDWL2z`NYJwQaiT=v#-l94S|`aV9Z zb`#lcZCQ7#PKkKP)2%)2+TFpf#SQbY%IGE<|B4X89U5zQCWw~Tkxs50O?%mdrYCB8 z90QHzH+(Cp>iv^VNBN`P-D)%@(WD@{M0!jm@c%tAoTd2D-r5u^(KK zERtn@HoYa~`nGR@Hr{=ON?=}GWS_+-!T6~{TS-^*B5@<@@b=t@V} zDLXuX)_iOlF?^mfrd4e=E$~oGdr}ODHO*D)k*tS;0$U4gG;flWqx)KaF32YnwYc${ zs)EoTN6S^$C_6^}JHat*h?l6@DN|jP%2}ngJWM`T&2a_uzwKH&0MM{199B+>?C*MP ztlY^;b?*c9CMzW^x2&RrEaxKt6sR3eCaZHa(9WNASXOo!9&jw22 zy;o=TIxzfmvOqTP#Jg(Jit@F|q<}@ibqIOCc%VHsl|rO6nI8{<;$>xJZ9G>cvfst;fTP{e(Dlh0n)O z&RGg)_vsDVkjGMFOp0tBQm+OUX+_an?A~hg>QQ&Z7Rq4KNJ>pj3SQrNQhM>pDP$*{ z2}Kz*6&>4J0fuGDR2WK=4V;6It;p&Ixq5{LE;}j(#6R=Xbr}XZ!yb@((idcj+0*G? z8q{8tk~)+I&(%9Qu04Mi>@)}uM*L=cB%63t2FPCk?=9;$!Bz-Uu9#kuNLub>meXCU z`_AXB6La^w$_35PHrxKp)~*^tW`F;PY!KBzvm_SZ_~4_`B&nE13GNvPKoVSn8z>VaR^yXV$FCmym%Nc>MTc;=g^ci)7cC7)U{G}?$P7YV|&i6b$XNM71n zFF-hoF8>+yJ){a2)dR>b&n=s_?_tu&oL?{$_-n^{mRIIp^s5xXf4S(J5$D7%`E}ag zSRTJBm^Sq}IXRN^Fy3i(@RS>z1loE^HZC2bBLhFvBEL6JY3Ro^YbZL6e6mxh8suw_ z{fmEUpk8`by@HtgV$;SfsM6-?^D@l55e|C2bZ;O(e}g-spUC#NmJDqxUjx~##qy(J z-K-K266>#QDo6ZLk~jRPJUq34xs}E2amznll85rNczsi*XtczaqH(L?62{NQ(%W^q zSDrN(ksgly^*zX)*Yc8@i_Ti|0azMtdeVBv;JO!OZtP7Fp(fFQ#5N;_K1X)CM=3Po zj^o<|mQS7sP(ar*#2oa4VdW;V^smS$Q^KXw8|=p~BF3kh(;3O_z-#9yoghi4ZxK&3Kw)7&shMZ^O^mDT-*58leGyPLAyAV1Q(Lohnfl zS|KGH*44{irvA4%7Z)9jg1S8rv)9q+-7?>~nb{wm&5T!nB@4$?-O{T2=ssG^`*;G$ zeD7AV5xWB}i^8>CbkE|AU+L#+LRJpq$gi`g{!OfX<`hX7pyAr>#`~<}Qv8nwxbRiC zMq)whcGV}E2TvgsQX0|DkXZKo-Wc&&ui|Z=dp4K%zNfG zEtBNS$tA4{^ZiyR((-@N^`7x;zHj)yPPMA`rfToKN2)D~qGHb!RYFm#f{;(m+N}|_ zt48eDd(^I7yP`&-D2l|4CenYtum6MJli%+_o+fva`@XL0JkH~IpGleb-&~yMybXTI zLcuDL-g>>wqjzJ2{s-N5AX&DB}><&}O;%>qp^Xj6T+_Vt9jmP zmxmi}ba2#jEK2>IngYW#s{=I8mM4o7ZQQxEjAg~-yGPpnOHlj)ngKCt&FTF1-441ZrI1P(#5>rF?02)GoK1~LY~L1KeGvVFKr8KW7DUUj*$f5Rm*SAF!d zx8(!twc_^H1YH-F4~!Ccdh*}%E@Ci3_9}*?>OfRmtS!Y+Mg{GwL3Oa3!$^;oDh%N6 zRfD~I>^U=-ziFu{#7e{1b6AbT@>g?Dba<*+lhpQl{mxgw`@*K_gIgQ)QU54t&otKQ z_tyj#7`@0P(z0;?CGkNI_uQ(_8JS_=K%;gb>~UJfj)H8YY_oND6NGZcxmE=bOH0^` zI6n^0$u}H}(y@1KU^QXTCmvSC)Z$YnV0}8(Hh}+g-+U9?qT$GSSqMQ@JNc&(Is1VXr_Gr(E-9j>AW~wwVsNjowHwu*nTqUmB~gi`Mt{W-NJG=#3ol6xAzz zI+t5vqL3D&PiZ_w)nj|CW-ySWoR*jlRtgUU3_-_IDCs|K)?GSjhm<+S4Pit#0@OdL zxt%G{3aO{1@NsC~+_x^E!-$D4{B1T|5P!aX9wfNKaf^9%{Az1Ir5K5DYWf`YJ?ixS zKML`v#9lbbsXOLNf+)rR>xG=~U2&qjzN3qyYfa#?HhutNg*>}C<1N+9^XSMzxlud5 zOdsJi2}Z2h?RAVT+mJ)NrCVj$eq}!$`ohE9Z*<{Ec}qKd2QP9?kN4put|Og%vqs`81H@QL>4*;Bk2>t1!yH@;9;nat_0Symuy~B(atBWE zOLo|x&p2}%2nhI{XcbsRPvZ%r_aVAhjTd!K&T~R9X8IrC6G_y4*v_HCrr>_QI1(!s z%6Ctbhx`e+tXPsjA4VeecCve4fl_l~pY>nqqGDTzzF_}X3HE?{g-tXE!k9G-R~SL# z{bBKk%7`d@&j`jJ?~5M$ZG`=6BqamHzmw@FtQz&hXoP&(AW4wne$zO0P<)NuF&&`4 z1Mt2}K4-WSLuZO^Fs?DGw)x@d|Jc1;@U2ST#Q}(*Ph`V0V1Y8sP#fHNCOTgf5vM77 z$0!+i)}>$lTdE3-GGE@Uclg;C5K^|hx^9=OBZY2{m3Pd3uZQ0Fqs*Bsx!}@J;UbEW zU8Ym(@8-6;t+>hE_@g7eyvoHg;%VRaDvtTmI~HUqOLQzZwRF(3YN-Nl2zR9pD1AR! zsr$V~pGi$@vj`~rJgXrS;DM^4G&Ik(SgiL;D@3monI3N(wD!X&JqziepkksSPV#T> z;3{aaMg1bimun#6PG_9s+$lX}{*z029U-FKb%!-4d;6y#;}+6XJ3*<@_*xR|k(10k zRH_&v&qr^EZ|$rhQKN%Z9@A*Q}*q4riQYKx$*zB-_|xF5iM zY%evL_)};CHr)loTKuC}F797?%f?HC3yvc`&B=_-51}L5o{_&*3ccqMZ7peIE;%e$ z?eHonxXYd2sB#O7*D}!=DIk)+ z;Mz2$>^`Zw@>?}SoMoGF%pSl&i}H4IDP}7cR_})&iZ#ako{f2CBESZsqc!$yGyD`X zO_wk@Q|dT_WY@FF(^Y5jGNLhI%CvSgFWUsSjh}R$f4u5Yghd0mG+C8WQ$yi382amw z5%ZZYckJShMfy;O`I^&!d+-;#eJO;ov&awrnPv$sb5jrY-6aKwp6u{SPd1d7r%GWj zfVxL^msfP*w2%h;muIMXqCA&XE~L5AuoS!<#TImr%>MD?&+c7 zFiFgR_Ub{z9KAX&uNauZ+rmH9EmLD&YBp!dEjAzMVFYPrIybWJvNux69OzGIpLidg z$^S`KF7ghlVW&mFNi4Yw1z=ZP(K2h4>xJncSs) ze^I(=Rh(ebnZqOTG_0y0gD#3GHt=zVuR2)oxF0NUk~7(`jeit>ib@@!cY2n5lo~4_ zcR}&%*e_C=0NmY+{wz*pqLPFuj{&&2KZx$p?6wT`%5Pc7TbkUgncGD-7Z1dt z)isZf>U+Daa?5%-FJ*NqqTApgxxC|WggWnqx!_5xN2y^y|Hp^t{Aa|=Ma%B6vSzdR( zPpCMwMs)b+>?tUr5bKzVO1Dn9=<5;g#Xsr@j@L8_Dcc2LW1)gLy($>`N1$WqgstbA zz+i3UvqD{mD7sigpwTGba?Si##KjKj&L+W*Xol}5DBw4Tc(t*;@3r|MiBIsO z)%XaqQPPPg@v*VVf}$_Ip$KWn_V8$?i~!2#MTB$Y{0%Equ_$08eQ)QRnEn$(&?JI! zG9!)(gXu&y9ACT)RKEn@=!la^C3`lE_4{FWHH|QDjqSV^X5AK>a@}X$Em_}&8agb4 z9tXf^b7GEdP$6%DFuV1-)@YI(R3m530B4dOPy+EkT(Oeh#jbm#fm>8&$CW0#j)gx4 zbMA4bd`>RwA6|OW7`Y}`K%>UW#ldEF>Yu}&ko`)AD`kSmLDCgyaV$BU&;6x2WNy&; z7lKy!uA<+^%8D6_@?9~j1W$+A4z>EZlKM8NHWv-BKpNUJr`#9zxc^ zD%yyAkv4p+*G}VPr&xI1_>C#?e!;CYYZs%|C{6W0hm&c8`KmjDJKKWif=gdv%_>Be zfpdNQjaslaGj0)y0~+g_WB-t(yn1PfYTZkU<9u`|Px;?-`zn)4r2KHV5}k;&fvYN| z$RAT!6Gn7D6}<*Q0@eqFy);FoV~%3A8Hf@%%0c^e2FTZaa*>nhwI+h)F5tn+#0z5w zjkT-5Umz`xz`YS*mv_Cso0m72QHanWgY@W23r(fsgno>~Ebwo#K2RJYlvq};=p;B|<52(eMzIkrZ_zhB9GSmcVL|sE^P_ z^fzFA>b+p^yEHt&F#Gj*21t%uxboiARM66y%b&ms=Rxan@siwrhgdchMrW6#5~{SE zn#c(^yHdO6`8S2u0eOh2_Nq$M)E8qNV@CsH5z)5eu%Bl_N(p_H&yze5@tMIacglW> z>g9j=JZ}fyr+S=oRG?re4H%eRgX+CloZL*MevDym*DC~)`seL++nUX^16S;y#2?Nc zamWM|zw`dW`n?J%e(OnzV6M$IC3;(S zMYxa+jCB7f`p3yu36BFapKa_Qvi1o3`VG+~me7YQj8);4ntm5Zuu1ZD_b&0Y2DO52 zT;mj6MyKR|_I++q4y!lnyvalidnb|?S$%t^@EdCjzJ@-E#34w7J;&@DN4~@|k>6eg zi2_ElH3!N5X<4q#ybxZICs5!Kz`iI}kWeG2#}k)O&B%RVAPNC#!}hrqiE=a-^LzeMZ=eHaSwaLBs~cBP-a4OYP#v zq{`~Nz1rrJTu-wP+^uYs#J|^wRu7<&oU_rera~D&WAuXsqp{~{7k0+}6*{AY z8fG)6BFz8qEe6Vc75UC|Nlo!GP4c0F`_0XFdC=-*?H}fNOb`84Td!|#WMMu1JN@@P z_dR7Q@pE=f*+UF_)0%CkapiwzwZ=%xIvO0ZwW2ITWac`* zz>54)!TN6wp?A46F2$c}oUqbgv{-bgEp2kZ?TZpgjiSAlWXiVvcJFg|- zM&lV&L^`M+eha5S)_Bs9{Wb{`w63MGC1q4Wgg9DP%~Us?Dajne>*^L^ZEdtVSIALo=7g91i!&*9kMQ+8OsB z4fj{AHnBfiZvh-!5Og9?B#B&Wd_E@R^yoHfRg=VycSNt`t^jU8{FL8gG8LEFf)<)V zqAXeV3%7;{Y#(2Q*$1;$;e?p2Pw&!G#(s6)MZd`qL;nUQB#8kNq6J>2g9U3>7JSQ}2YJTJE0+LFi&3qxL|Pfl54u!! ze5$qtoAe0R*v(}ugW5q@-;tQ6ZrJ($LXei;g7gkH_3J+h?)?spE@#qEi7cw30YgkH}lQr z73A1Pb9kw$W5>PfU)?$BpvB~l%*P*YKUL+S`0<&3?qsLi@DGa-(|;ORx%7AQ@8%sdQkg=^(OT8fV=& zmuaTGhZ<5GS2`O^Z4i}`;xE|4xIcA{)&KaM>_h9%w`+V}Y7*pWjFK&D-x4#}Wgl`f zZkaU@Ud-BsUD|zpA$M6OLzlJnL(|FildJdueN5lRn=`*pT~-gOGsI>Foa=BEcHN$t zg2g7uqK4JK=3Q@3f0eq%!cx^Od3)J97~oN-geRoV2j=G3WsKYuzrDXarweN6j|?e(yxBQmL|%nbNBul#}{ zAg+g{y+F;CZLxq=VXuI{U`4e2Jh8&lEmHDF*ow;%!fpoL7O7 z=o|Pkih2&I_ExVSXv*&%^UK?lAk<7dO2az3jQZQj8w#l5NCho(uhL=+g3uUW>vk8911P(WlrV6@w_ZOeBYq3pySX#aO^=D|hcPch zdi#0=-j6$1*kl~0&WolO7MHf5*`!By)kDr_S1JEu`iD^e=WaIvZu4cSnxB>nYIf-XbZ>5 zngco9M8xM3Xo+U6OM$l1U5~MygDP+9pa%F5!C%Y!oM8C9zfO-!W8uexNAM3AF z-9IQ7MjX-gcaUP>*aE)ys!r_0?%{%fC}e!GQ({J*T!rxhf;Bf{tntg{pR#sm(F)zw z1JVbG(Wx4Gx+Hk!@r@B)4y)2E{L!#uWne`i#4Jf_`9N;)e=^56wxN`+>Kl+>fH)fwrk0M(_rhVEMF+Uc&PS(KSQ9m-g>85Y%1Acwu;KU z%FrJH%)@M|nn=$keVGL#wtmBMFH;;py~GoJ%yVDVtGxxoU2yEQBiE9PHMM1KrSw~7 z(ps^x#FZBVV+F|cN<*azizIiG5+M#<8*(EjD(U}pbN&zFSK^rbTd$hZj~3%|)`tM7 z)M8_dDQ$J#@5Q%SsF>A#+bPAcn~l9`blS%>tCrOVWN4BtdbYH_EnkTW-FQ-BI!{eR zUDc+(&m}S5#HNAMybh|sV2_T;7IJunD*#P6sZjjjmCT!{)DH%|_EJ3yjx+QcdgqHs zx&G%tgZ}^q^LbAta;Wr{p=EnvU5?qgY=(&CXs7s_JP|X(#|$^YMLby4rLMt$%WU|? zN?}tn@00q#@Et3&46x|Yfe=+W)I{E(_(WloHy(?Up<6+Dt#ROLY7W!ExQ2a9cr7`Y zLt*TTJsN0)x?_2kQi6_dudG7gT7UudvMdZ33ZRc|mLZ?K_?JGP$&DugSFh{kw*Z_H${NymI(jSoKc7QSQCv?W~WORTZJ5kc#Z zsaNfjB|U2VmF$S^=j5Le!)LVaU>*=OI1yAPDpv%rV3%=7Xm z(d3^ZPtnu_<$;pAeB0KY_^LrESuBbB+zI;Eds%SOjE|+^R8tgdX&|^`V6ftbJRl0Yz$^gg3zk@Y}Urz{FXkOp;A%epgxre6XM{- z3b_`m)ag|9pM~SnJCa;kf7Se@+$@YH$9wXzYXo#{T{0O|OezJJ*g6PSUikk+f!UOU z4ZMR@3cbSax8)2kAG#+TqtM&$qy@o`CvWz+eI|`9I^DrDU_kH4L1aw>Uta`1-6_tx zyBBAY$y?;5ZioV$H+P-40QCjE!vacHJazu8&C`^@clxiiNcG44()d(~pJVp7d2z#uk2MQg>FsbWR&U5eRQ3Jz{2qsJPKIK021%{Z#$>)1=-7e>EUu4=E%qucej6JV+{-KL&U3Sy z*+K++6skh(&zWGc0BTJ)?D#;BAl9uV7Zd+S8mOhwAH2BOG7e@L7^Tjwd33yu`sHN6 zb5@4%lF9ewhYXdxU{XmSC-9BP1Tp>3o_~Q(c5C5Ci_We%g7j$3>w|;ZL*Hh4L45&5 z+}K}uRr$F8x~AEPq}*Vd{`H%L&2#8gkrd41fM$sFV2&sv6Bj5&>CilLT2&ErrQ(=w z7a6ACk#+`a%-*b59{*JWpEcEt7cgK>EAIb_61Bud7)mZs_I0V$L^Y$3*^(AI;6UX#osgVGddw( zvL{5CjZ%mmm@o9MCOS`c;j&0|j2$Xu*HB?L^_}c+kS%(AgED655!~G>AfU(qQ~v6# z-lzbWgh(t+jK*0gC4y{*`qN^RnD_LkDYr)k=$Gw>A~^AdrT990m0{cL>FTQ;^Nu=o zr3to+c&(W8^gC;>;A;|PbG093a@4G7#z)x1;aHE3pwgYarRb*C#uOI0clG80-fr}8 zNrUMz1IfY2V7iHcyqv`*Y)rL+K#6QLWBzCTlY}~;Prn+A-HL!v@Q;o~Kr0ACDlp!!T(bA!vIU`SI=}{*4P4r`W zJ)Z*kQqN{_lj^<7fM@~1JWn;Fv=ZyaNMJ&g+1nf-fDGOB0pNwnOFJt`W7i4L+PJ96 zf;QHkJ?XFe2@$|Zwj6n*#gsHUKV5*;4->1V!z8!K$+3L#&FAVa&yFAa-UEpu_zC|* zplJF;+>MwgQQ{}VDUAH8Ce@B(a zO3{LODET)1+okD4n@y3VfE=PaS?OBBHwT&iXgrU{<|m_2KOrGK+~fB;XO(i@3N07T zLh^UwEL~Z%%6GAkwet>J%p5f}hEb5V#Q4@I`d6y!7`w-#GrTsR>3t-H?#` zdM$JbJwjv+HTK***S@Mg_pSM9p5mH3qu>!*Yj?OZ}c9bhx*U{zoi`-W1EXv6v>M1Yq2a0^v0i zgM6iPtH6JchU5^Ah!`S|cM+r@T*G+&R3q8n=G2tE@SXu#EB25o`OmSr+@P2wCk%@N zV3WWeP!&u%8s8jJ__V>^m#M52T-hM2(ps@oTgCGkCR?>Wbzb>anYvbjU~%=H%vF%V zn-$*CGE?zPM)<*u_r>T8KlTK@7jVsd@&PFB@MmF~}# zMY(IX;2bC4K1tKgepG^oC5Iz4^Nz)45r(oA)~GQHzqw4IN71{BRd&!1fox65>{Gd! zPkvQoV=lMy-^>?#l)nPc=Y^0Rp_a0KdEKQRW0~T9JCQYG`JNxrVnpr`Uj3smsv&A& zTP?9x$%3JjNx&7oxmrP7LRmaIu<$FJUGTw;Dn|ppm{P|V254I@Ode-TRA3<;7bq5X z9cBNhL6a5bwnAEm-V`A*><-_iYf0H^A2(c7&Dcm1eNo>cZ^ZgaO$|Bv>7XlsFNVn4 z0>dUCmrorZ;%~FglGuiPt5F6RLTejoRnF08&c_^GG^g}35uG-A5BDVNW#OuQRYU{v zIyqqW)=r3p^8Wpc12SG8hsA5Jw@@o= zjaIb#cl=1`I*wD3GW1Kx6i+ZLL1j48S4@|cYD(?*cjZjvbr*=kg@%_)()@pw8i;lm zsRo#*U08$^ivhyEBuMA>o_M#GX~LI-rwuw+vtFbCEh z&Z)^T(euGc7TX$UW8flt=_KCOXd*Fzo$)C%@6UFqSe(Q?&n#tk@ngv6M#=;@q{>gc zd0yDA#uv-i5_jOb*}EdK*_zNJ3zSZvaA z*veV6Vf+_fDtKYK6~%3I9L_>c+~Pwpg^Ai)*wg{g&E4rLNaHZ+{+y=D=N|&%*=J;5 zhK9|v+CfPxoMNPX{HKH1n{fAjy+PRX@5Qm>bs4{bNgiZ{%YvVWSOeCk4ao;X{OO#v~0$MU9>#0N^}g{;$LCqBNrpC8Y*8C zKe&{efvS2xXpym{)*~j6W<|xRm|`Pp0sJ$u%3`S_Ia2nWYU&!tee1_w8|!Q!18(IA zRvgRxY<|72@0UIKae?P>cEZ92x`o%{|KL4j^+k5{}IMz~(7!rGVFtv=yp&3{Xw`Y#*D(o0>49hJu zguCjjg{Ofz9Jih4?wi2iGfphoTt}h%F12Bww(_o_t=xvyr0+I|vYQA_Lg0n81B!uV zXl^Gau@wDW40ywH1?9YxME1l6d5kF_qx$B3qG8iJ=VTIFq*cUHZ&Pini#fWi8{7HS z*pJDR90Q0D0ke@~V)*W)G4pyuXAIp7_f54C2WO%q_Xp zb9Jl|@=pLc*Lc*?gx!fIUh@lg-2|lmjm<9gToc77Z-zX!$5(;AE3R72Ug*zN`^fMo z@Bl2^Tf4iw?2RBzKVJVis3|M_Ye>GJa-!3G&y9$F7$4O8v(vOIh9;FBOrrjdl*-0* zH1*;R+sh!&9PAA^P6W~x=d8Or81>AGZD=Tsi?Z-KSGf_l@yPRR{4Vxr0}-82)<}*- zDWfb}hXn-H^)lWaHc$F^WX?g=^-_I9pg4|uljlM4FB#RXi_%<6hw!hhybERr%*W*S zYE_{(5(~%@1DQ#f> zin&~Sps9wwIKt&gaZd}4itUgYQ|x}3&tM9e&}C)vNQSz06DF4E(zJ~&d&Qw@GD+rp z4eyHCRSE2MY6^MxUM|It;C3)7@0F-7gmX(F$l=hM)8nT@rXNc^mh@e29P7out}DN0 zdGCegD49ZnTuH}RUe(kVV;`UA;+l_JGd*&q-$e-ROWkvG=@$#qQV)!|>74yO@Zo1T zzZYTsDuWELdGjcq*=0lVa0yO+H}jaS)-$Mes{hSFnB)A@?si=P*=PLTIV^MB%EPoS@E^vh7-UE=O;xLebuzgjMn zF3?XL0+wwVvM;3l3ei$^%ka|C3&a}9BkdGXF?Ofhc>+XL(j*M~#1y4JqC&F?Ksid0 znFI7us9V*ji$o;=lOwp*NhMup&LxdtMwFL-q$z9>*yFz_X z+tcj7&uYnNOCV8g^2Cmtt>08KV55LJ_HhO}K>Pltrjz|AQ^lG>+|3Ht@~vzWfP8@p z13cW6kGqgAc5oXQq#d{rgk*;F0trs_|ML-}YL+FJ)JxA1HJ&Px>vFGh4(%(p+}G3W z^rSwv{`aty7PTIC1hfwca%3`V4abestnRk99EgC~6Pjcz4m$8M(S%5}KsL1(<56sZCU8t@Cr7IcTyNO7Y2=kLK= zu%D?z=~K!0F3LaC1S34?Id){oH^zx!!FaXnqb($D;PG5jA=__-wlSyQPJ;EVapv`H zDG$?_PfD8GP_CV=ZOPeQiKGW`dv5)@6ideq=6S7-3ImH@-TAsPZ=QPvf7>56HCkR< zr}#(VWgUB}n*9>*dj}Ga<(8AU-S}gB*-~<4PcE&jKCn&q#b#tOukHc=JE$&oLe7@A z#RXZDJ^x=Dx*~$iF`|$*?~efBgo|)18^TC$;g6f9(c~r9C+_`&UhKg^Tm5{|_n-qy zUnOtWKg)_=Bv`w04ca}%R&6z&E{UD-jezh1aS5accz1)V;@%fr1VG~Y^&TOx>mZ36 zE45hcU4|$0zrA=A5RAsx28I2u)_j(+Zoa=qQ#=Oq|9M6U!1m7`;0ape%P9zoWCjI4P1HJQJ<>YBXgCFdF&M;RJFn- z<(vp}Z#1}yD5((nsYYan$!d94qKb#R^7wMu&$RAL-P!-(ueQ7Iq8k13L%_$Vk%-%& z1!K1Xc0_mWDS-mlh#st>tWC~`=R@IkH3qXt)v&snamxTbXo753w~7#ZtC)d`4E7(z zF4d+J-^iMp6aT`7X6n1PM7}IE_NOrk>FQ^b)cHPuRyH2(g+ug!TPb!s2R)vb4Y zK~Vp-`_|9i^CdV~)@kq6)FO$_5z%T|!pWu&h=XU3Msv7VoQ#|pjlGZRMeaht0w5E#V5Yt8LQIeCyL zE^f7sQV(L*7NIH~`$wS|A!!d)(`KGu8tMS0{*gf^ZdUhlG}Z7u!rSd`@ZGV4nq!sL z2d^IY-3bB*cHchI!;yW^AMq~xXzz>nP>aQ^zooM_>-+b$kiS}q++y^R=I3IK>E<}L zgx5kaUMOuhnfE2-vhb^M!JDg}B-=RCtaTl;8R%#9a`=47GGWqvUGlt2B{O)ZtG9ty zW3ER^cLNk#j|civIPP-7;-Rn*Y~+dEjP~`%$~BlO5D&y#n>m%k{@W2coa@nipfIka zKx$r_HonW>cjLQoYmCxmSt}qNfCVK7V5YJOjNnkE+Vn4;PTcbmqEOy>q7a#6B!s@5>b)b;#$RR-Rc*M%YW#1$mX$M5N0Ep(}3!#U=@x&vd_9$EVTMC2&B)TP%L zyET>Uj-aL*hNt9rn#G?NnWG*B0Yc0IjAk(6W3>X}iFsaat^uNbz_i+mDVya{!{^0@ z(RJ9o5Q|Dn_ydMg)#2hKi#%BTzE}ibZ7Fv9CG1{tSy6E+tpj~iq^o*O-iy7x4>8Vy z?}}vt&BX_!{*xnR!zeYS?&jmHZE<#*1`8UcJGcq)4QHU-W-5 zB0D30-HH573v+fI3o?bzSX=FsV-Vms%liHz_VyxO9Za5#KO6d&7`e_YSl8Pv42%p1 zZy}4usyY-KMfE(jSLisURgCi0Gqyh?IReN7E0rKkv%$tckNp&#&CpjR+<6k>A3{;e zQOT>NTpC81J~`g1%|#bhabm~LYSIdkR9fqN%6I)$g>+~~wr(=zT#lT_;bfv;OUAvA zkbu}5C4S|lA}w~$YwBaX?(BRIyb}ILp&w@Ki8DUO(t9muDc&}D2?;70o+c;DDBk|a8I&ooR6n@}xaHwIB!&q1Q zyhT<+|B$W!afSc)q&%R3&_s1+N+z{^B^YEc#aiX4vY=eh+Sp9^M-e~{L)>D$O6MB1 z>XB%~mttK>j9lI>M>dV~N6o(XK1m%SbvHWroTG;2h8Lf8)SUDoOt<@dwIj;?sVdxAT_=WIo=1 zNSN}%n_X&ralb0D2IL0dEy1;4QhgrzvJ1Lt`y&Jd_3qr@;66Vp2=#OcP#+D0ZnD{@ zi8EhrK60ot&DIH+%`w~dF_beiG#*=O&y*BqjZ>*74+EQ;FWYE$_?4EBvDP(fW~dUn zEY$Fngi}1ii;sM*@v_H~KFSR7#V8nHjIB*(Uc1a3{+gE&=w9%N$!{lcs~-?Av# z&FJtHE2LHSxiHCJ#aBV!WTE2*B*;v0@|c>k4s2<1S$@?}^;iD-%%*M=wx&6K z_Z%Nx)|7m2=5ls*6V49v%)x-I-v*~S!g2--6db$KI<$&eEL+{i?rAm@ch5J5<(jF$7szp99V2BEiT1e5HaU0<-;rwb`E|U zt5By!fBtD6;8DyhH9beh zN_$(|&P9ye%(|&Gq4AHxruP+J^qMqY2x=`m&8<9yqQlhMb$^bJBd z4!J2I6Es7L_SxQckoiFqlgfm+9{C}@nQX$(uLCVw}q+`*9kwxgy>|)H=YzncA>h zT(+S?xzeB#h%l7TK;Hh<4vRM`#?c+jm~?Io;jVK`A%oB984b!DcdP!pKZgM-F?S_D zd7b9;3>)`KGXS(q|HrmgxB{C>F4+%H^S$h5|Bz3iX(#B!dB~-8G^ByODPKl4z1{9t;@Rs#&Y}KvpDsRQbPFTFyXFMc_HJf&g8>jB!a%eU4 zCmU*$Qwska@g3*1HtYjvzLi@6&JF?#*J-p&(0VoZb{zd!{AEgzB3@5?*bO((9^fR|)~qE@-g@&#cC1ty0BJ^#owBS?Hp9$n@Pd3@guLSxe!( z%{vPq+i|eJNkGyjwRJTDXqdM%X;>(3#j}4OxM}(f&(^}U1l{o zxYzFG_@?ySXD!60K2@S`@i@N#u`F56BAL*2i<0YoR_7)$#r7H%u-84;fBjau^+|!t zk?jqTy7($O%j`ex=TA{18cW;b+&RRE<|vE?-WuIKxmdN)7Nij_z74oxJBlDmu%Z@{ zdgQz9*AGHAGg=D6y|9sV>VNxXqG!54iAr*D~4@fzA{35^?1v%~|VMa)P?a29?M z@k|l3g^LITpmNWM68c1<^{QA+DZwUdT5`-`)<<#oc+4;#v)(E0XDFL0-E*ePY~2L; z-+(|$1{~iI3P47T-M}}F6!5njX;Jn?a4dD1SFe7114lW%D>JPEO^w{gXc(#G-bj0B zHp)WsfbnTd?XUBY6rs=X0~lMOa90dpQcy4BL|UVQojqu^eXi-(_-G4{im{Qg_A1M= zOC(BlQ-j5eK!(9b{(#ySqV@mW!0AZV7AyhrnXu1LnMRLQpuv5d)TYC}8NYP(lODd= zW}B@$JW2GT5>0T>hQlvzxlxMi;cqCW+cu--&y)zkF(HBAjT71_Kc_hcM`tm^vAxVY za}~hpph>GYy|7nE?BG9&;NF*6v7a31Z$gqW!xD5(Z?)PH0CI`}@0dfd!^|=fA8Cubz@GRDSgH2zi5J#$Sg%^p5Ftz%OcP{>-Gg>XiAf z>uC=Aqpwi{o*;LdSRFsUc@i93<+iUDO zrgJNN?+b1&aF3KhM*30FQ69@~7@h|Q<0`ra)EY)?@77Z1}slGvHd6>52AZMpfulZyZMG!1|y!M@Uo`n31T6A0$zz z9Kk?O{3fM!j;s*JfZnSdUV35^!^acRk&`~M#45K01$=?^J%Uo?;9650eft0mic;6Z z(keedB2RP_P#Le#uL`DSNmGn>yf5zGHIevB7HK1kpnUTH5BeWoU0NQfvYs{0 zIvgxc@?bPAEZO>N=yoRN_eRUpS^c!IPVWbMGXn9B+f0{6kzT|rO}b40Gx^RajD?18 zT$$|X;M}8{Clv-c?^eC0XrF5i7vGZ@H^>B08yelQEy}c0`{Ev{>#^l|75q+gZc0_USv*-J$kYm;Z{7=i^>nSM+?@M4MACunzUYRCq)6OWuQniH|@O(Ib)SVh79LB*G zPif!tu>Kzf7y=ty`PEz>dB*H$jPPP~+a-ym0|aF;(9pbfhcF!RNpIr{yc_`LdSK6DRbE z5cPH^rKO#%t2N%H-N|h{i+wy7-Xg-HhiptrYdp8$ zm+?#o(XLp9{-dZO-N%Q0y5j78^$PYi&pUAd4H-zNU$!51o0n7EmsAcOBsykpr+=%k zLa3NB*1 z^Q^*E4MvN`=mzpUwjN>oapk6i!^m{&Gh9LDaohm|0TwX^Xw;AOCFb z*{X9J@8vKE+HQtHT;T8o{%HZ$!_R%1t3hSpDae!f~&Bs0X6$}B%vfNUpn^CdR zeI2DmsngS@@<6CH3Ru7cvS@w#D#cM9GluP`Mq8ghJE74`9H`c|PVj?tqz}vnVpjaB ztXXl52pY%fW%DGo2+MfsVlwEe6?YONS8y$2k~^;7L}AeEAB97J=TC+7>RamHk>a-7 zUc+;nenk~z>4W56>YtBjnqmZ`@Ene3DFW#oF~dVshd?)1ehvuw0H5TrF1GgL>iB10 zq(t+4wH^XAktr{%pmS+F8`@iMrys`9RG9q#k@b~PO}_Ep_)`f%5u_xQZlr5~qJV%f z=>`$W2}lo#DN2_#!T^zy7(E6^NGlB^WaLIkZk~>Y#YC~!!j2+^G+IB+niqPdB)8uIN}o^ zV$`!v#58{8OZ zlP=ieN~6aZza$gylNz|4<9=3j1b4Y}Ckscgq;nQ|-nUXGkI$~SgHq!(WUu-*TOwxX zXHrR{Y3^w+*`>u~3J3oD?`mj=tOAq)D!K-whTHLGwt=u>_%UVCEI9Nd7Ao`Bf?ZbH z(s@jx1-q<{`j^bQB}r5s*DhwoV-7v?vt~+#v~XF|-|Aq)eK%JZHFK*DJKfYgla!hB znq{QeUa$ysfS{V7Es3{dqin7$zASzc@Si6Lt>@6)yCezOww&)W%Dg{znIFF0)72la z&}8Z)Jcu~sMW?zn@<@cr!PA+1pb8t?6*p*J{!vu4>(`5mo5eK$GC|22i1DO2uprbK z#;{VdeQ#NN^E6Bw3r=&u2`T}R1>La{AbG4T!5f>m+z0rQ?ry^9-7$-qEkY3v*tKP< z;xGF%H%(Z@6Bz6855d&)Qh=B&gxhj~-1VfhxH=oSDmo zXKsDJrp>zJ9{z|VncV+!UjYwS0nce*CDp}qSGxOF`*Jks!*b~Ng4z;0fJ-f+_|e6K z9iBRknB7h{)kM*!$Crv-U~Ig;geD$ZO3#_69x_HfH{bQu;1)_cAl`V25A9W~PaCff z*%|tF+RJaNWM~{kFaNc+8Llx?8?4SET^U{SF#?WffXrW*Im|yYP2jUO^1sXrgo~kl zOxOSTTyqp{fn>Y}O>>$nfs4IsTL%| zkN4=htbG=A9@@%*99d-?DaX{Re6lp0yz%7S^1X%JtSi}RWH_)+Y|ilD=wk|PI8v}| zBzbJCL`}8J>@^E^($CJ{`yq9>UN`yzT(-R`GPAtIBHxy z-g$37S8YlH#EK`@&*deeDk<6(cCqnehjZCHWnGSyFTTCx(ut@%nW~+*B#BNH z37eXn!fP|I%9;uvt5>E?tA?)CI%Cut1&k`r=CHZ-8-)$?h zzmm@0Z0htE&0=p;Ko>`d#qcL-Te2)cOAA(j2AZ(Nrn(DeXqt5tYlP~a;^S%0k)Jjp zF)LHmBr#~p!V}HwEis05Bee^SLN~f)etRpbbRQ*ozRTXXX&l?mQ{DD1p|M9l2gbe$60Jy!X1+!A}0WT$-3J%NzxN z?fji3^?jMX%TjRF4_Ew`a3`U_I;A?h?l-CKeiFsCPcrJyDff!+ykkqK zqxcYKAeZ~g;>XpEQ7Vq07yGM9R7tnArQvah>6|8k8Tp9s^QEnOAvNv6Tw9d_0re;I zwZF`=*hU|o#culS>u|n(zqK&q*_W2Gaa}5bdkqeM1LgWhk&STCmAv&bvH0-4yMpAK zA}_Ypy4{dfOpb9t>^tKhABgY1YR``v-d=m3pS?|8im9(hqK@vSF+HIuyGHXuvhzWA ztjQa3rT$wtJ_XS^8o<8RblcJ6cw#kP&WC73l=jaLAc8~GKYG>VYNB03U~JG#+O@3b z`Isk(lS@`hf-K+fwMTHoShl?=IBL_UNzi;tW9H@*GPR!ER70&#Ar%d42QMGx=~ySeK`| z5>cubh6g7nod`Bs}JP!r+Lj(R%e0(3yylkys8Oqy?t~$PZqAXSI zwT#P(E_q*_bMiIPk(I}_HivMfA@vGh7pH7C?}x35iJl>vWT5Lh8j+N+vsCOSdMmeb z#Bel|C6f{XGLS10c|33UwYSB~X$`-aZHQU6!yx};uq&hH9n z+#PF?)@BRi^cot$6OE_>T9O`~92@op8V^Lb6FUuNYVIQ=rW^BYzz(;ym{Q^q>iZBb zXRkeM>%AWi!Y>&at5lNr2UZ*sL0mOZp_PJYaq&h8ddphE-w!9=|ByIpH$j^ z9ZKt6t&7u?OMI-^IvYOVS+z`j*PDvDL>%y5Jh}A=MvbB;Q0<;;1HYI*0~CWl-z-oezCY~6rHknb6M`wd}b*NF1me}N9w!dX@Mr{S(6k;utBUe?ES*RRK6^X1Ep zR8qTNWq6oG3TVr_iZ*jj<`wD=#`ldaHoj?eA(+`_H5iq#Bl*w{%pmoU9=Vt6y9DKQ zCu2bMZJ1jY^JDN%o}N2M#>@P?FNjk@6;qsHg~gg2E8ymTd?Knot555(7fv&XeZ5BL zTXVq2>I7ih9mAC%R8Q@$n9UkrsLl5N3J?SM73SW8SKJIyV|(9bN~dP`bbj~_Je^YX z6u&po!z{#K#d;Nvf210hGOGMiclA)i1bA5V>)l0{uGi;#N9M|_1`;B- zrkCwPQc)jU0T%VO_V~d&<^a!J6MA}3&$yk8l9j%GfwrCKl;jy z`K^u@FTsP+6t}@$YfR2MH?y@Z-%e=+rpzqC>X-VKJ z9Eb)fUnaZQQQi7Z0taetRynu6gPbvWmBCl99G-|wmah)vA3O+uhuMG`$zFW{!$2gB5Z=SZ8b6v5K1T)d%Z4h_Ed3W zPfv8OozYJIA4M5(aZF@j>kqzaM9I4emv00#56Jd5X315~u5#|&f+H%^-w;7+ieVPK zNrS*NYk?^M!YY%bk5Cl1nz4S3K1me(VQSlbrG;T-!&wS|cp^wzDOD^U5?h!r#D( z%T{1KUG=NIZ!Mw%hRRTr`IwO0$SDc`kw>q2AvS-cUQ4l0zCxnNFg!h-Oj#87mlK{0 zm_aArbF(i`a~@|ga1ap`7fXeC-KbKj75*$%e#}XbxJ=XAvM}z!X=5P0Ngwi=% zF;B{rx=COr$IUcHY0gKf=%T3MH-l1)McSfKinOAQtLFKlaNFQ@1KpV-BY9&P6Qc}x z3Q6s_{HISo4c?V8jIWL9#~NG$M}Na;sFL8t9%ZI|mp%qA07BD$9B^K+%fQ+*W~y>z zfVsf(gAJGfx6N!eM`U?#2Q=We5!RRfkcL4WcEnCR>>Q5YCZ@ zOs%n3%*aFtFD(q7w(nv(O-PqT7j|urER}i~R{m0%4l8?t3~up`))I9M2M;Zk9mQ}= zO#9QyF0ybZH_?UJTr!7-s|Jy`Y{2`rmJdPkv@w%su4X0ZqyJFn9b)%UFDoW&AjvCK zwPgNRP}t4VWC-ZA^+tQ6pLhGrM$*PmRJ?v`^WiGD=LHznWu`6yEiz~%a$JbmZ)-G^ z?e?sMJZ+O&8M{f;{SSs2!@?*QhOV+L`m>E3#K||_Qkn~*k6u9wC8TuB zJ}Jr^M4_Hp>$e^$R&6C2 zQu6vEI)>v_>xUZ(BNe$ROc9HbVS-vo!5a>-xP1OZ8f^X9v?Zr#X-Q`3; z(~=;?o&yS!HE|3^H#|FgZWkQ`vf^qxOylF&v)>$RX#BLdX1n-fK9@q|hj+0*J&_+E z=O6b5xw}Fxq=`!dqi>P}a2%a<(6^J!q4Y8vcCNNfs!Xeb(&Cjr=HN~jTSOCl)(?m4 zZ9GMx>O@y87kyXwP5epR@2$6zkxmdt2s|iFL(ss$PU)Srv%U-|odvq!er|Xij zaPBgF%=4)xyO&s!Y$n7>X%$iQNLe&|akkQ|YwK+svpd>Q?{9*Ixc4BusPnLsDSRd$ zl;oJyLkz)!uQ`L%Xr@Zi24W$ucat1BL17DOq2@dS!!n>&;BnFnQE9`mnii#X@-1Oi z|0t5AJ}l$45;cGvL*R17IFWB$UA1G?Cc5GWbaVUIJG+ywFR7P*Bc@yR-N9_Jj{)K5 zqnHVK{j>X%=%*8mYi4x&3L{p(nASG*%S zZgqr-b#-uz`xCV?3!FpT%Q&FOp+CEsN?u;_%*`maIj8IGUwhd9QRsH!-)#1J>U1yH zgWr*^ILc+>0U8NeDp}8WKYX^BsIM~>Q0M&Mn(Sl28o@;9p!Tw&VR9TQhNWK?_)biQ$CU56WTJd@*Yh&r@*#S|(P>e06JT0;+m^mkB+o^^PhV)x z7aRVmO^T-&mY7k$B#cYY4u-GgbFRmW7e-^3u3$;k2s%N>7;IZemX;K818TI0g7In(s1g>hukjljf1%4i+0Ai^ zy3qG({M@ykBiH z8@W!Y)U(BHcy;j zYoM_HBHIh80cf~XX<9|70?Rm5Z`GOzUA`khq7M#mWJ&a?u}#BjxE5sm@;czw~XR;7~Vix0R92QGsZ2|@3h(4B50U~=eCXd`NbR63A2WIQ_V zp=KJ*h=CyYH*z6kG|QG&pl}f|lQl{CLMWC$YR521EEX9v98EAG)6UT+3Nq-Q{T==X9X+A2)Sd0b!oj+b!q!PU(4uB665H+o|{LrPFRll(yW+y z1a-lvIfswno;u}=E5_WnyE|IZmuWEBCkX#Y(f9Z^k{n%d{bcnkQMM;2|1P1XXHoqh zg$bZ4`6Gw~9(e4&Ai8Z&RVQb)uQilq8N+L!Xc{IM!i2PZ7C6CgykOg%qSf9xrms`b zOIX%r%F%xRCMyTgN_^M!{Z-WXWhvFsF~o=CS7oH@l3@LXlDG_0!sbQSWnKpdgj=DF z;F3kzmSfPKm;7Fy))LqbssCW6>kRy`dr_ai!CdpqyvpJYQxAVH=)ztBaph5AG8@+- zC39foMEgwcY98sz_+ITqIyroR$I;~Jc=_GgGCjFXUBPWFvs2&HxQ#VGl!Vg zW@IEr?>euFg;;jml;)MWwR*M%1>I>+%t)O5II~0X0i>Smz=b;bZ@e!ncQ>5du4=OPiG-4 z-c%8cH(ChL%@_Nacn26HBBtEmjsceMmr{3#xcQ#*K4b!!8DH97ZmC`%-(P~Ao$_vz z!CUQoRa3|AS@Zb>-`x8J5#Ad?4B3tSXVWk+(*LG^up;BtjwZBCuGaIV@XHdAxHMy# zX0fAQfY8UX-NF%0HLDOkBVXf>d}8$X@>q4Xb21cfiuKHymKZ9<8kdRICTxrPAe3|~ z{1Aqc@}_+9#-0i=9&;IzQY{N(Hc5j&Qw4Tvztg}!1SCGV2i;k=t8n{S6UI68?d(yG zIke0su;pQ4KYgqui4G&b9+^@7E>-TFDy7_AdRwg0z`N8v%lvO;z|CP1cbBwLQrZ z^qRBDC#%hIyE>b^>OC}U3DH6_E(YsQwYsmu@8r6$G~pNbjd?G0>DV+U?^$Ks>Ju;( zGMe>aI~kVD&Y-_{D-d-p)dU`}R!p@yii?pO9vspBlC9avh08yIx|Y& zZBP|8I;h_S2#^((9=7Bxv4OUnoAZ}Ap!al|^C7XN4Bej|(fNUaID>Cb;@Dg=T_}aI zpML^Uk}sVf_5zmwBmZ2wTFXr{eNs7J6U)urQGDR48w}*s{%5z_+H;7Dj`{JBpdeII)bdBJcyqtu~oQ#b9)i5cS z+P;~p+U)44j~+NaZzpZA)yUzTm9;IR5uVlKKd-YzSy!_4_pRAdv|5hfXCEiQ%$dxU zF0afqo68Ku9(hOxQLp30LQTi0U0WE_U*v@)T>{g&S2z=iA74hgV{w{7ppQPz9T5z% zgJCl>Dn05vRHkO%aKPg1@5Y+|y_vJDpTY{wasI5gA5M&jkBOcoU-Xkd)+A%@@;f%# z%5+>&cXV(2T5&h+%^Rz%>$>7MUK^#?bV(7#+y7C-BYB7d2Ycc<<9NhAioW;YiUM#T zsgDUmh2SE)P+NTaY_w;Mx6`NMoH}%0Th4C%>l8^ZU#F)_YD-@$W23G0&><>j8{b8OVd^!%!8#*(1TL6dhMYjK}7M7~o+AZmkVFLDsIPu*j1F295aQ zuvnVb28U3B{_VpZ7p@|w!L*u52sD-ze`IafdkJ0M_2-&7}~WS$TYR`F;Y-u#+?|_^C$j% zI;3#rhOSr+DLDzu&2x(=upjD#byWSM4W_iR+Ag47LO(~l5DdTOG@j3XE_oDGv8aRZ zxscMYgGKHzCv*tdd`>WGMt!fDrGI}PR$ud3x5wJ8=vrp~?}MkR=bQ)1RGao!DIi#4 zU~0*Sfj%RIZflFdv@P8OY1FCqm3|<$+3@}^O^J}F>R@MclQrWqCHWK3BYE>`7Q+(J z%(5h(Q|PakXTc56wCmyDCc+QBQ^9$I1wyhW3CV8(v+;sDR8-l*->aoxTSnDad0Qh- z_vu4Es!wiL&!T}E##GQ9aX|hDwCTp^CCp&JiJ=ZFJD=09B2V^MmaUQIr$Bw|U;dR^ z3cnn(o>gFK%jlBqF|dgu9F`PGtcuttos6&-8XVi^3L|Pj&fozP)B*?MRa&y*Yd}{^ z%H6bo&R`euxELCD?rw91QR(wSq_Ga(cYq(hsdhoWxAtM1{@xn57VHTW5@$yA$Y7dP zpkfLHe?@QH=r~dy&PUqq88c zS^ulw4jh0r0PnpVCzpJayqJY?Df44)A4^cD2FhwM?1MOsCdlm_G95vrLDSMJXtI&Z z8j8+zX}a+xv!>@0U`l$ z)7`8;q?|#Dk14(`)X)|`f^0|m)Z-@IaW5;@qqFi>xZTrT*r(=&}xxfuJp>1-|XJq|}kDkI&mLWSf)Nj3Qb1Tj+DI$ISdj7YVUJb~e-CcFnm36c$|vLn64Tl5-ei@9VDbuZHfv?~s@?w9*;+_!le z6&dVT>b`eBp!XbknNEGhMdBTT^vfo?VbBs4k!g_#O$xeB?YLto<9=9fQn`DXzP0R; zKcPLi|MMS3rug!o<<%MezG)~A2UduCDE59r{w=m=taKZnqj;F*jZ7@zx12w8&khor zX;6FjvnTq7u8L}OW(4RS@#F$%Emhoc3}Dr|iVvN2Yh5ZQh}q0aR55o2%PmUvm{=~^ zt1z-@UBe)&9-U?|f>HOQ#E!m`Z>|$IqeEpcUJ=pV=e?Pytp&Y6^2oyW4jszb9e3z*Js3hgalxDgLdal~a9LB9`>rQlEV+=Ze$ zxQPlP@qu4%DSFF6@3z~?VvJigx=77DWk>v>*h$?c7bbKV{@EM$dHvlQ*)f9v%mME z%qR;2{6Tb$EiR=jt`Cr?q#C!0ycC@>E7uxSi2o>Hm|8BTt9K$1FgW&ivxnzv)@|p` zM;c! z(y2XzNFn`#OD*A=&4E)3;B`1BkA`dDt5eFtC+RCgIf=3Eu3R0ca+@v1rF(cmlz)lo zwu-@MYSwvEx+KMs3mT~=pE(lW=M4*dZ+WgWuuPPq--Y1OJy{JT@mb_p;?e`CrQ10W z)sv|IWP*K-zySepl^Ah3f-~fR({L1UODl~uh zYNZqZix-^v;prIkgj}LdFZ*c5mo1h_dym$oBIjcF%oLGeFXT1)X^|@aU$#xljWD;%z)SFr z#VIGYG9f_(6Ffh*;Exml?8M*`$3DPT@*NtY3W6D;!oWT31+j55drmyDZCaH(=7$e{ zY}kbSEavoO^L;zJB_Hhi_ZUW3p|2cpobz&X~VA_kJEtcF?QhYg+O2#^^5fC4K@HxyOr?ctaG|Q2B*d5c_ z33<7hHa?(vyrLa$9iGoPH!?CZ-1?DK;dXIge)wFC=SE|cLFz(3zNq}OP7X8n=eFMq z!o;ahapho8*Q{+yk%*?e?ZIHVo{t%ak#Ag(_46!AKDx7M)t7G$H~li?ud^S|=fa&t z9%*@OvJD!cWDF{K*r59`s-Z&YqyhNx42Q{7)~Yy+p?DH#`zDla=RAU4*GQ@&(T80o za>rJB;t#Rfqq%1{A`4NFUhwG#d-F4x=>?zu(+xTz}^wI>O z?rwGQtsvj6(;#b6qGG?#lAGe&1SuG0Zne7%$Mq(a(JZygX#_yB&mGe0tCpnwz08a8AB-R5fdv9)$$4WI!H^izV@ z=arhfv^9LacOKZOh!ny*%AKpV%12SO9*_I}+jF=RaR8>xpYk~sW5~jjn6|MMEA0(Q zRzmD=%0Jc^;Y#HFR{@;gzeIpN)-0Xzl$g@k|)@?7o~cOcVxu3mV^&x#*uJ**wCg zBU6=QujhrKWco)@EVbJs`s?eTR2wUOh({<5etaZAFkbNUWl@D-H1D!rmhrreex*1| znc-uK@Y+7!h4MH60`pKo$k6)UM3#5EWxXZC$ ztsB_IpCGNKFJ&81QkMwaPDup7LaxEO=n=_h_ZUogmK8`AMI){FJJ4Ro2n$_14lA^G zlKPsgsY`swZs4p)C!3H_`AcUh!M*dXr&V#Tr$Av0!sKRjuX&MSDQ}62 zywDA%U^~6T1luCR0$Kh1BHP*^Vov>Q5_%S}me28EFPA=JmwD_%+3?;m@;4>bG{>~2 z+OC#4)clr^OiWYjXb`B*&WdI3Rg^YlpX?9ibD05>(tY!#E&<7!BbeH4NpLnG%mV9G z3{v%wPjmp|mwUq4$z%@bi4B*eZefGesTm4#F%|m)G8G(g@ZQ;S?dqWV1Clb@k?2SN zK3s};U`;qk@@#Xeuv%CWs54;IH{i2$o!Aqck)Jo6n%`qbW}Fr{UC;kA^Y^y#^Jeg{Z5{V{d}nzXa(938#SeRn?<_-{E+mmwgFj&C|t2RC;@Tflp|^Q?W!Q>YO& z!Nr>dp{$3*S3>3y{C4h5SNAHy7I6h$8&aS$}+hhc^DY;qnteO-7F2R{TakW+E zyD!SI8F!cDO%STx`6_v5S@L?HFS>Bj%^(F1uE?U#Gd+_vkM9^xAD+uUAbNW<8+(D7 zK~E~hlteTi#AhginmgrN0ij_LPsMN_^ zQcYz4CC^bQ-<~8Ny=VML09o~k#kX&s+q)=ybh-X=DZ}R*K;q~ZlSK4Okj>*81lAr7 zjv)zWYdgJBHyn8sm9z;)p<48*OA5>Zhrqt4eb0rYf#xV{vqLq^y&%T^CXp4F4brKB zyiLeKpn5v#iF$vvKj`IeK8>5hJw=<<(}vH=*k6{u_{CM46ifX=(hhrO@dNpff}5mr zSscz`xfHKvj9Kkr=SBp(GG}I#S#G_Zjf&86_x3&wduHqL)^o3^$ldEK-Y`mJg_Ygk zqiLJj%(g+GOxZab)JYXr=|CGbtkFnNPICQ_aorH1nC)1;@@6|gKwD1aWu7RqD8_d3 zV=%_#+eSX0O!|xz1K{%OnJka#zBG*Dp|w{^cE4pSVD)m-7+yYY=B#V@F)TeN{mdzV ztw8mUJ=bLt=q}FFske2rYlQ0QggVC-`3@m*AO?%ijIEfTci2`u7q`9*qwf+&9b)?4 z9O}b@AyS`TH$7qNo%Ka_qVt(98(i_5y#`cT6UUKlC_?hbwmShUi?SAz$XA`*w>xvK zrvs817H!;0UPO_%#Ai;IwNt7k8?$GIdUC=Lc@>R8>YjMT)2Ek(;rEC(b_7-cIkR)Z znz(<^nXGa!#$TSS1#$DtNMX()1{{{nNt61gsf(-^w`_zHw6}%%8!VY@mGQXce)3&{ zVxlL>P$!n841Z*+PW04OlSe)B7iG4tkBQ z?UB_wg{dpsFY88um>Xx}&ll@L_PK~`eW^szIJtimNHv7lJ)bi1XYLb4nwD`vWuRwn z(>;?F+s~u!BJ`A=iRP<<240j{8)dMN5#qKxdbyiJcJe7@!p{>bMoW}T&DguA%Yn+F zH$a_EEt!+}9-GW1znjnQX$X}|DKqd>J5Bz!(pqSF*F&jwW%#|2Xd89vs^#Pepo^W6R=v3YrqxZ%n2Fz!Eya`c2~6 z*W&ZqDfo`_G-TRLbTZPV%n-iys7ec@2(r674OG{=iRgvSwjpl0Bp;p0Lho&LaO;Me z;fhLseapn3ET}||&C5duFg2bP%;=!SZo4MtOw}i^6VL9Bol}L65PrMEsMRTud96Q> zLN)Pi9e4U$xkqPvU9}yEI>?(YJALdAf!(gy{d^F0iX3wPYb`LH?hWJjTe7`OJT!t&gyk0i04^dN})+YFrH2mc2Y;~LZIU(HhV&D8K)dlvlps|M4t$<4X zCV;>Ay%Y;bHoPglvirl zP?#?#0o?%jfub8{f?u!h^6_|DBM)~sMw3`f62$cK@^;T^giX92eB0#yiQ?Q8C?DGI zVW8S`-Zw6h+M}yB3V?LWB3eQQTZNi+=gxIG%#S)XOTDIwN4Ua$9X;->krOdmUq51@*B1rlVrt zjwJTUt-qn92#9id?G&M?dUcd?oC>uT*+8t2qJ{E%kk#?%?I3Or9eiYaQ^U&d*ZW`8 zd8c5=(K7nqn9W|436au3>JhpGAB*0L>byR@!;{53s$mm;y?~hE!B0mSt>-wn>75lA z-=ZB@M{^|N!q=%5t{C-A#nKl2SNya0p_iwm-EkkqEIe4unblBk zwj*Nr>@P7Y^yCdtGiH2ThtOkd!Oh2yh*=F97d{erbqP<+YAh`h{4!neeL{=*fScM# zi|NWn0b2+6pH7x=RzQYsiG_qNG zgwu=KnX+^E2#4wc(x>@|8LOR9>LRGr5J5on2x z{)r#rjL}m`BNrM!Nqxrya%EHEQ(EKxLcnw;)ex0*O3;!rgJDp*POiHSKlK1hsN`3uNHn>2_B(eJerK{SU z4n2(o=5p+df_Y2Zl)iQ)g^HX|A(y!%zO z5x9%^=Hrk{g+VsCJU^}G#)kUNFuj{PhBJb3f5AEQf;NJm6F&V+dD=M<-JNLD!-F?L zh@E~S-oJ1o4=n*RTOaIQASUU(Vt+E-pDc{8WC=u}=4ER^B8W5^8md zbSphD>gB}-p7MRoO)!b@nz*_Q{M--_{hE+Odp)vi6e0dy+S1nizX0jl=$Q&fp&>Ar z4nu%e|B0xHZnL(;0(s=zijWlCoiEcN)Jqs(lf1Ihackw7S8yuP6?X$$Es0;28HO$) z*nBdbezZh4{3Pl8f|e%Kk`!&O#E~a^v2Kr9hdy-sKJT45L!UAe?*hyBm&@u7W+-57 zLU%fkvCc!5uXOMb{Va%Cuo@`3FK`IQWe%p_p2Z+%-m~Pbets$D2e8F@PiLU7`5yWF z$N&7B2#?wY4S5XcX7!$rUZo#cwCE~m=!^-K$0uXUdcct=^K+hrP&-^@$UF}dgngh_ zh#=T-IwIAdg&u+gm2AD`6ysVXBrWgywkZ&TQ$H(95$|&{XyKE|H>9uml?*=*RYE%^ z;U09WW~cRNFfqGm!LoH^-t&Hl>f&f&-sr?X258}M4p`SyNko~OVp>bD{Ti0@G$zoMG|l~ z2tBjI#+5Or%@xOZ*>v}@>mLv{*L6kZJv8k<;K5{?JiMwo@Ctq-Pjpg(d{(+bE|h_u zZbgz1&{gF;8>-{%?dgR315yv=p+7yTMsOqL-iDq>)vUF(#scDOTG7^Td;lQoc`&DQ zDtMWv;pq_5daI$NfF|@F5pp3z48fH}lNqd_Xv^9ebt#g;blW3X(Ql}#AweCffUMX$ zoqe-vKEnfMWqq@i^J>}o9jHdmp>|20&>7WuFy{@}g`1KRLu;X{08SMK6f|)8$2!G9 zPpn8`o;>kRtQ0i%j%AS6zPz8}dIQ+V-|Bne`mp~Y_@D;^u%=nS1cJRO1fD+jjsP(J zL?D;Yhxh+JurKxK+UGrlKTX|0x2L+IgzNJYzl@*=Nx^^>s&A?~R86KQ2k?TBsp`wO50~7sSIx z%f*gu$`WpTpTZxuF3(v@+FVqpK$sgzkYDfKyXykj0)`kzO=dTb5ru zW07_$(ri?}Ln!Emz3=1zlp)k4DA53a(&@VB7Cw>BeOW*TEiWmPx(MW)FU!6zp6{0f5GIB;NMMIJ!J6OoQ08Qr}a`4*$c$ha%Du?3Z zfvh%?Dt>m)(UG8IIfV=}!O=$^+gTqIn_yRU+(7g`D+Ughlajlh$2&5TcXXfuO32tp zsq$+epVdYE)7r}q@->VQZfbl%Pdnt)hq$=HLk9&ys?@Oa-d93Z2|c8jsA=4^r?)zf z+oV)ncbU!5nSPge=xk6y%btm0pUVoZ8L;*QqEMXZ<3%0A{! znXa5dkvMMU9%y6)j#~qpe`5vSkkA14hx*B9NV1O98$Q4#sX&QNN@K+wfxs) z=n<(emn_zpDxI?C8kF)mZ!IM|E67F2FYRwGKO?>1*P3zOoCL4^-Rg^`>SY7(j#vk0 zr;GfEbhpWb&ATI-qJD8k3G3c(jp8Py)4nH|O_}H_WXx$XnX&)hNVM=mfH&dkbS)=q zgfBSIW}bKLhu+6GZEWI_gABVw8ZC!iurk#>`IaQHiq~Io5 zh{FTMaj8Ob?;%Pbhpf_>(Y(O}1ly-}nwN;vb88J68u3srZ_HZlsI6chMGZqKgR z9tYy(BZ@@)aPIvM&8KG!6c23~DY&A&dYV*CkK_J(NA+k&-(mP4#jF$ADz#oegumtw z0D@k_h&NM;#@1fANBEpnrPgJO;CsZ@64#8=G>A_kv!xOY@hsc&qXsxj zy_VJv)b|FY=|{b~MLTP|N8V!mhc?4?*>f0~L}%fnvdF$NdS`ahwy6*+y`!>8q!;Ay zLS(A!M%G&TD$81R+B)LVqV{jN96V3gc-^SiI4ykgLAhw49*Iz9G=O`a*W$3z*>C69 zm0Y&{ms@n41P;bQ{&cz_WN`yAjmtbl-q|OF&G#E0uwk8j^t8~cy+PbpvU--(0VAY; z6W%^|1=#2ndphU{oafQep}J*KG5+xvs`2yxDEgL(5`wu!TLpCk@dxrDmqCvw17H|$ zY)2*YWs&_B?Dy%NP&M0B?=1>5+P`p90UAr*+&e0} zKu<)YO$|Ni#l*3vs3&CLcBll9KG*r4!)P+p`olx;RS#}u0`qLtzTCkb_i(zY3riYkB@#-?+-_P#$;dlH4M4V)OgLioeoB@0U2I%ipo+eAW(w9+lM#Ne6k$*v<4 z=u?Y?v@&rWWaXZdfoY?g?~+f#_a zYeheIL`~7XifrigsXPo>rfQ$WD=7zo5%t?1aV7_NEb&AJe0ydukg%w^29bt2H+UEh zW(#6GrFCCiyirg*mm>fAOB+<`KH93@Qh3HqgJ({Nt*mDY)zrXpHnpk?PSB|&6+r|u zq~LM{@w%$p50(9WQ@)|ZPCNJq^VFbq0xbYSTQN)+E zbC+!`X2b>ca&*$k^XAz6U84^S4z6hz0vRroa7;OSvzE4W0=&3Pu%dV>wapz3M+h6L zh$;Qr!8)mx&Ei3^&5BlLsXmRK21Bphl}%3kjE z62^@EP6WSSnESC8JnUTjyEO&|_qSd2oE;XK&m$k63Z2mpG5-ntZTh?|f)YH=8K%Jv z$v?FSw>Zn?0fmqAGz^Bqyl+`S)cFf^$3e<`Ky7$HUUlyMmKo~rN3W)Uk>%-B__Vtp zN-u^Q5H;1u&8+TvbB*jQYteU)&9yFLHF~93h?_n3LLIlEt47l`Brx_bs*ybm+dLJp zX!Gns*fJfXR$YdpjV~{WAN0*UJ#8YJwT1AXyE{;1I#a`IyQC5r-%$PWNgn**$En2< z5)ZY1Rt(|)rZ`w}Ao|5slWfcfip$NBOI-Z%?7?=DN=?20eK7stAH(>psW*NVSb29v zYkvW=Dchwz3w3DNXZ|GJ7k^rl8p~pgPgBaB<9oYPQ`hzX8X?$4r84}4XuI>Cn? zS*&Vpi$j@g*UuXg=Hd-B_jf&ft;ipCI_^)9luH*OZ~I8*?4CJ~#b=+T*?HQ;f2-P) z_IBp#8y*P&5wvaqK$*R!(PJfN2f7J$8erKYR)x#-Am$f5>bJ?_GZK3VwBGCbt9GC* zOq{;2{9TPndz!r$pS|Qr;(;pGk6g>_4MH(x6YI*2Zj=3E?1bB}Ihk%}Z~Ev+Ju^bO zTB5Dmjgu0?s>^t|aEO~xr6Gftu?MrLp&vo^S*w{3o8^nk1bBn+%Ofd>xySRKmjc2w zm3p^pv~#|d>lM2hB1C86^hAA<#a27G$>>v_2K(4j@)(Of9b{4GM_~Bvaj%104Oj?t zeWuL-+pc35p=$YcmUh7|UV?jL^?3x*x{=kHQLJ5i6sH=sqs~H+v zS8)^_vr_V0&)naVz+4-MieK#W2F%$_N10-sqK8kNTi)q2YQ5NTgt+nUoFsqbp$A!1 zjo|WhbTfBMJ6am21g0cT;-`{ufH6|sv+SddZ6oda{HISNl=Hc+y4R7tw0>b+V-8=4 zLHhX2$TFzklSssIp5Wat4e!_7tyrwqThg;sb;iUGWqRYe8m<1L=6z1FGT?OBSsC)I zI^XgAFd;w~ELVOKS660VCRU!{5BHJh67}uFl!)qTntsU;LvnB_iQiIZi=^v@zP6`~ zMxK9k*5<|}$}9Cymo5tIi9V*fXhqt>A-We&GEQoIu99DBv#~E&Nm| zSeEyf30#cKF;V>!8*{Irrp#?rV0}loCdA_nl4~m|IHIxAc+D@3Da9RAo)EMBn7drb zky_$As9GbFs^T$S0BvZ6ky(o)FGsqOBeaMmN&4Asx;?x|eS_5%&%CZ_WU7ru#f!fr zxX4W=h_@-ZE%rKUe5F^`+WjGvH&4IeD2PK^jY03LU8({4DMlW}<=}49=w8e}3xqq3 znM^hpvA>+UR=(U-v%H-*F$DH9+Wss1BctS)n0Y*8cuVp;8mHNl=j1ulxD&h!cJ@r& zmHM#obZJpOG+V+}p?-)O`qKab?16DPgw4HOPu#gI11%1^EQr+CHkk1BRTY8C)kXTc zcPcd1+IX-j8+6x!5mM=8pb^)DwmccMr-Y)ZhFE|Rc*9QTdV%S8|HWYwtGIprqoeUc zoNg^5!pguXrC_6Qip#SzpE~aSSfVcWE%i5=yOEHl_SBk~-*KvEvKvSJ_saXkRK|bAsKMU1+%&ld!D%bvDonKe!2sYf$5j@;_CM7>=q!KW zz_0wsESbagK_B845svf`S-k4Nd_{VG(7@f#%>jwGNnZ_Utna+Redl{hYH#W0t zCck39BAV^hRE5u8zEmkJhgwHF{QuR_LeI~1FUFPu=ap)VlqY1FwFSWvbkC#lI(b}h zk0thxy$R6zPk5xhtA&gQr$RMr&ljIX+9OW(pC-fHD^Dixe9(RwC3gaMpQ(A)+ZnV9x+tex6}9OZhCi$CTVOGC<{YADVZOM5{#e`d6kub+#6L74F+eci!- z$YBGVP6_)h-JB$q0zJtPecSK67?W{T!_psnGqXm9S2R^gmj36B%jTd^au@Xk{_S~Z zggoSm8QBw$NK&@Q!gYrkWa-W>^e*2SM@qwXgDvUg*@I8h;FVU%bF1A^q4&G>mBUzz znKu$hDsdNesMV?xg8m_W#3J9#S!2Rql20`8_*-rk3XNi2ii=t?Zw5z92d$Re9=>xu zT-pf{Jv2Z!fsW0HTE|D&PpQ71>P@x?AboJC%t?$#N1mRX4LaX_wAal3I~ zmyXv7kJ=H|GIcFi^vMd>HEZvK`(Vifcv;fsj5T~C&GI4+_j5!5PkDUHK#n#VR=DbH z@aW@Ixq&&qh&;|AGuyO?Gcze)AE*n<_G2%8s~6KCYC2L<9PblPh#ye6;KE$UK;EwO^{BVyJ)H=Ou5}L{-)SY05`|#S zLBNb8o-ni6ih9WFNF_Sjkz}`Dtn*M+qYG8SORuW$7czuS*-qN43T?03(SF*hQ8yfq z>hI;B{?r1!&r!A8ia}51-q)%SF3wiRx@ZiROM46Qf{zRe?YMk1&L*0SJQ}sl7Z{1xJ3_<|q zt>oMCLIMF)sf-&k&fU3zT^kWI^$MCKmypQkHAqe3Pik|40CAB$l6iyh8Uz5^!l=i^ zL4ne@A$J7wwFzyBQ0~(wgiX{}dmXv%(YnftB@O=v+M=cscVr_?)d^;Z`Mf@1a zRPR^Bt%*PKM8w_(v1!!;wx%zwkAXWaZ8U1OHccQikXR|MY*QOIjH4xMP3`K>qR7I;Ijm? zEoM3o<1hyKrmh-O+{>Z>j)yu8vC!+F{th--d2y#VwF-fi_KXhDlhl*ja3H~+APV%F+%-F0+1`hsutnrzN-MtRFvdI&56zcOjm&>fB<+w6q`FYe`R&Si4jEl^(+h%F^9wa{Zs}YK<;=jto7@j76 zsz+`hgjf&}lsgEL961!1&M-GZ1(2eei&Izi6xebb92R%5X>CNy7fF+cMz#TdlAqhH zG#AV2(^ULy6vW2J=t4SC1iE6?WNva@g{kvG{9M;1~QEeq>tog?1tQK@J2>#iH zT}4H|Y@Fq?DAo(x?G18dXl{ZJCwXfdD5n<1SWXPH8*n8bP2ViB&qwP%T6ASA1P|8T z*G&U3-%_91+{Q%wNZGK+*)rCW$;!43?jpTWuMmz6{JojoKE|xZ*zZCK8?xhw>K*Uf zQq?oCHoQWV0`*NpPzr;u=LHBzCG;F}M1G|HKN|aAyzJ6cKZa2sb>rwHc(bXT4A6|2 zpL&R(r77()&POoUxxYg~E-9xT zGklC>q`J}#!=erM?X7eBOLMD%<~b|K6f?jD*Tp(I3VhaC37O|ro2e+ zRJBQ2w)0)>;Dy}@$@RTV@40jOL~_af)xBs1e45axU#O5q#_G-{N1gXa^HgqLdO9st z49wz<$Nn~F;OBCS7Hv-XQn9S0NR!B3;s0n}?VFND$$u+%)C4g;D4aG$YDyj+f|vSg z{w3PB{Wx_nW7U%@@jgVbb5^KD*!0eKp~i_Xodtm=OE#gX6``!kXXQ3F+oarathLqr z!rc6VZOzbCwwa7tHo~);nGMfaUci{76si{9Q5jlP51=IpMD{)tqHqx6dk^C*gce>9 z&Z|nyrnWRMrit1KK2gIka=L9Ho7~Ed<-PAlGEtLDuc$g;TWhT4w#|hH{(!&aj%xsn z(S7ydff+%*Y-vi~1perEH{6Y@72_W-;Zr;LA5ETgh4iGG4E6f_VyWCW#F|HiOAIk* z6NK~uB=i*@yD#a8TqhUR2!kg%Anu2iZurqWtrZ`-W;h8ap=>u&2z z_UlrIn8HF9e-?rDN@X8Wi|9AzqJ!r5rV(QXvW4EGcRK`1dN0&wn(4in2j9lEeA!Ws z>#AC$cr=hR@LYTeouLyK0`8fRfN%S2AO?tbf9~>id&U0Kq2y*y5PT(N@?v6Dl+Hhj8IWl%x zPP2U?C^T?kH(ctJ14y^$yI)>lRutLz^+Vls;?TZys;aHu#dXX<^I-~!Qz!@S3A(eV z#%=4tcgHo}lCY9^4?~gY;hI(jA@p#rQ&7D!sQNUj^<;(R_vv7cvy1Ona;a|9^a(x8 zu;FJUFKQLZY1zLoOp+rgl)6=ei=_#z2%;&@d%7;Qwm?!WTznwdfsq)aHKyBBSfrrN z;AwI6c(Lof=@*uQac7yaMJ3voPQ3 zFb?{{ty@vHrmEhO-63#ZC+JZjEfj$+ni$;Do$_ZTN;8;Lh?;C>%TU*_GMHG9J)=9^ zQy|M9G=QBluNM1zfeC5ZAR8}{aDqZ{LBV|uFUwQ8 zh!N?^bVjo441jU8Y-bC%g+3dB8}Bz;W!bmpJ#A@g>q^@kGe#mm-T&mnf5$`AS;93W z_hCO}Wh*AHSW;6{jdeUm&hGgIzwf?1&2XviU%wK$7ioHd%3qjnHyD;*O}Nt@K9TnxL5;POWvm-ob$7t~+=s@$ihwuz7@4+mbTn(S(uR8#ih4Y` zY*>hMkM!qfQr#;LY{c?YHrF?R0{P&u4>>uDh3215J3iCgc559s97!v^xHjf<(enEP zAS1Z&^=oQ^`LX!mA8Bqf)1&x;wRGCg*PfW-Q)wgu06v>E;jFoxUA;^ysD_S%A_7mR&=v~aCF zujxfS@2I=5Jo~k6MWZOrfa-tOpqiEW@X2Y(NDEZ-ESQWoAcV*FL4vs2<-59{nUD*r z=2n)#r~4G$Q$93L@Tp6VytlfEq&L`S1$#6Uc2mRe)Q*ib>R+Q@u{~Q7Iv@I`1>UE_ zoqLo}rv0>WNaBrSrkOW_J7buOR_oGQAeANe!EjY^a2Jr2TLM6uUoE~tL>^oJKA@g1 zg!8Ql4kda?Nkap!O^+65RLy%-giDQCPG;T(3XC84NFI8Z3md&Aec9tJTNq$;dk$8Kd+U;pweGxLphGv)dDmq0Gb037-mzX!H5A<|X)hR0hc z2e6_^7ib7Ex08sM^igUiKgd;zi}!bPtFRqoYe-HmfF;ulx5XV8UYWiS`>h;TzYhaJ z4D@vnox&<)?M%_tuw?MGl;Wu0qcP`q)iLFxvE@%$WbV3d zV-TEkxm#ivlQ}QKol@<9%FUY_x_OPHjP)SlYe2HL^pIm=L(`y{88N7)^P|mTU745( zTBKZmu(n1k)y5oV8n~pKYGIZ~SRI>_ejnK)9P^6379lv^5r3)5 z!JP^<;Qqv6i!Feq{G)BRp$0|>iHWN`rT2TvW+A{T3n)1B zdwV?M{|kS~@mRK6P z_0wM`eIlk=ED*AG9;agZsxu0ycP2{PWXDcnXKG|>9yvD|&vzHBOr5iU_9`|g_gYC+ zH-rvcf(;uCL(EH6R`h$9#_Oh==hLBWtnF89LW3=;+Ah1VCmcHyt$n<2xhet-AYSN8 zHf2rizu-`N2?G@_i%{Vy;h!^l}bHgK5dolT= z4v|Up)R(wElbUQX(~aT>wcRmb@u_SVY1b{VqRW9z!7E1{uAC#9VfFiC4jS~iCYR7P ze;xtJiq!Xi$cicyM7do|jPUM%g!noSKg6JMF!*kX@G}_vSGQ<>o|CFhfn7~*w z^5F$PLFIzp6o*R5r=>8X*5XR>>IurAG{-z!vL?8~Jsxe5&+yd)MQHjX4h!xs7In$T zb9a7g0`@z?v(xK8VfAteQ=&6{YhvM^3|eN>Dn`{O12#=j*mM1TIRL&Fi@xQ z|7h5wHruD=5dbhR6B0#+0M!{iO?Tt^!XbGdLCO#BoM>YNjb=jgAS8P3%d5hqJb#VVO58ek2t?^nD3;K<@J4)*^)?$V- zxxgIt|KmMz2l@(At$%ok&mQuFZ=c{kCTphECew}=5ZRa@#V(D^=(sg@YI2fLY3 zX$UC7dCVji;`Tq|EV4zbO`BJzZ8Gw+Ll^w)>Nj<%D)78L#2CqsYxhFlM_6xn*2UvO zRdp&y)^4oz5W`QQCPeeGc*LI(QK&*&u|nfG)bqS$ZQs-gQ-|d8fhtyG?HAGhZUS%p z&f#Rf!HlXp{G8|IkrXkdIG0z~UkKFPcfHnVxZ=}7Uc^?W-XFimUKz z%JQu};vH#|^n7Gpq;?SgE~0s3d>ZN-iZ{F-=>k<5KjCp*L&NzJ1O60%1lt6R)<_E4V)6Bak{H#Zz48nS}=}0%OwTHJiin-|G{MLu- z<^288<~0k2HOfb+2Ih1Y(7ZQQrF&a%-oWAveoZwnv?TO9F?({ENcQ6IGny5$3XdHA zFk9bZ>EI&mhgl*^Q%?HgW-skYCujUMbjD)y(g?f1RkTG=$vP>&d5XP3`AK zU%MVYqPSWom8X20E#|wUr88K@yR+S{|5%XDW-?hH*g=9`!n1QgYzIO?Tz+ifskmPP z!@FU2LXOedHibMnUP6it7QlxcaiF9qlGV@a3aL;bu`EBhuE)%OG;)#HXC!O#!kGy9 z;E;N!L0t3T<(PKLG~63C(wbG{B?^B1U}{V_XrX_c26Nrfh!oQZ@Vx(U$<|gE&iT(0 z-J=@5>ZEbyf?1t@{lgP3;4V-9={4$7clFP8)Ff3#*&`D2NJ#|O(p5mpGTpdp5H6Xh zFrx1?EZBi@qhg7G4E#oye4F9Aiz;`ey@aE1vS#0%B{?n}sjf;CS+Qxb=Wf@Os_of5 z@+2So_AMX87czM5T#G?`zy|V+OS0lUemZVJbB6UQh%=$KZX0@u=0 zmpKW4DXe*Y>X)I8ARGw5LloUJ?yeR;<;3Sm$o1gtiX6MZwC z0<6>q7?}O**tlUog1aS5y=4wJA+u=Ha3FTsJqJD+f~gb%-|CsW&T{-ROKI%Q^8N2k zg#a#GWh~yNJ=6rA=QpUA;r!+lxTC7YbtN8Q$j4zyGQMa;$`BU%BOA0SOc{Kg2fFmC0^S@{&pWs%Q^}NGE%9cR$=M{#GLyYB;WpXb`q&9!9 z5-HbQkrQ=~!#VnXRI}TD?^-0*&76#aQ#jA_4lXW{BkkkYP-rT+{kOs_wKz&L+hP(D z%5n11XV##-nQ6z8xf?dW*e9vkJ!0oVdjyQcBbas?7SYtgSDPv7x@bG{`|!kG>quqf zn|c1ufl6{U(@wA`uS+}AcWAR;nZk`1lvbisEy zZ#E!%*x8P1m08%>^0SZnVU&j>wY%(Wx50+hJF?)Jy4S6kGGu%Hps1X9XtJ9?s!wdn zDnOIxW(aMkab3r-X)pN@$y{f6DOJqx9T7zcWR4vCKN5S&)DND6C7g|&XbA%9;$^hEm zT1!N7z^rz2)c}N&7*#-x$6NcKAquj)r@+FaotgSEn%l!dd5=%6m;M>vOWUOLUiTMZ ztUeCe>pByPSOD>HgG-ubW7Gr}$N~0_-ZhZ?1&e7YfN=5RwK#X1erSi#Gkay(;@tPzvgFF)?`l z1}Q#euEalVx>zojmTByxuS=y0T}vH9-aX|Z?ng+hp*R|gC18DXe9ZM~d=TqC4pvod zo>#L;s-D`Z0Y6j?Q!4wd;~32!LTY42WU=Hu^;@sj;>2T&w~8x&RL{J*ezyA!2lMOYvJwIZ}YW3(_v9NkCljvU00xMu1|cG=!kzc-#2*B}UHNfyu#H3VS1a4?eEZlknU7!Fni`tZ z#BCwQ3hzD)a1wvh)McWS@CMR9AxWh%3w^5(W}A93!KVIi&H9HG_iI!FVAzLQlZuw= zKLO=@7`gt)vL46tf@BmO+5g?ZxwFV>N*A+oHjx!vXQPzI@4bAjCHk9JSf<^8{Ss7}DSwCv`*UWU5d z4C0sakhSoGDF;>*|6=ucT9`Anb@y1uUf5%bXVKdsdefwk+uMS1CvZ*qgJ+PKUm^Y^ z#YG^C(oG(~cLP=V;h^0fj&>qj3ru~e3&aQ6)ghzsdiGb=eB(^fAci$!2pV)5GKj%7 z=Upfg4F^)$^x1pWm2iN0q)hMb3f z%buj}UJ}bW7+b3&JExBW0i@B9%yWy|Hm{EscP8dlBb}St2iYc44t-iJLULyh{m&fN z3ie%)3~oY+#BNp5O1qsBHZLRqw{MFN=}$O8#H$H#(neFWI7~$K6r{FrtPpW1rP(mX z21Od8{*F83-OksJMKw^u%C;}=P4VfqPHvSP11{)$KU1D0lQ_tpF!0;r61=?_AhG1e zS~6O?at=H(ia^Aw2DZKZbNX}UZ|*b0p2Ts%t{Q7_1+|RNv;1}_g+C!%cJUBEH?GGT zgF6w`qti;Rsdg-Wa3_6QFtO0XJm;ndIo*YoRpgkO+BjX*(U}@_VXYYqK|3A)vJyMl z?Mv0o$>CU8m@F$a^VG{R39|nuw0Af{v9^lr6BqoIaRq|uzkgWgHH*Id*kW2cDc2f5 zJl#~OG-a44H1n{hu&n8k{WnX11_qlm; zovP_ptIFq60h_AkELbm$jgB-arImP|zpS&7G4OLH^$m{KHBB8cEORp#AX~Yg!(k9u z$!UpTH_ZbiBJtarT7Nda|MLK{EV`cPt~^dJ+W-NSG)A8pdb&p(oZJsO{3Y9*dsO)o zi{$pMCjClu_WJNV)5eOaoj%#>5-&0ok> zdRG9Kda+tWbm1w+OZy-J{gD0x?JYy4Z?u=XWyb&PC$^-n%qy3SJfzh|eLLUwMmcsK zG!7i^t>mh-$)u!qh2~Rfhv>gK?A?4V!rqp8yNze5Zg+o35tH@3@NjQspsyz83ww;< z9WsC48y$Hzf+miKW>{cS;Ng>u->vWStv{_>eNB)aXm zosQgQdGRCNL~ciBv_cbiW-TGL-rOGUbTPSQJQY|#>kVi7a-I?L>hN*1t6RQ)%Wuwj z^b!CsjZO!E)$W&=v2o_1M*%vWE%hItu{11#Pak6!b=YP;8s5qsWqD;66K0$I(dC#8 zs`;;!>dKfa9wPY@XwxYAt0jp&s?$=co@=&{y3a)K)7=v1f`I_)69iSHjoz}P`kmm* z+p);q>IZF2i3gvgq~K1%t%VPpf^giA?IM&r2ecXDQg)1}Kunx5j$e1wWWb=sT2sWL z-_eodsZ2mtW;Vpb3}GN&wlmr1D0&8{wJb=EpWZM@pRw0|6kufbdoZ}#pa={Uex0)> zEq&heAC0U1vx}RF1Z^BBog#{-M_th&78T`V^ZUPlZbhQfH3@s2m=3 z(<5K&6V;bh4SpM=ywrX1sZRUxMtXb;dt31iR@6D_WM69E*UHh!xBNnq^7Oo1or-In zWAE<~q$V$bWct zd4^KJ8&0-EZOPOCM%J13#guw;4drb+dH3uw)!^QU$wO0n!6=W{!fma1c~Nbt6zv+& zg57qHSb<6I2CfGa=>5R5p)oLN=Y~|>6|LphP^%lAcaf?dj=Z+TTB#Cd{z0Cmm8vi< zz4^g%&g{~JV!-Z4YYa?8f4cgby-D@W<7UCfM7x~&>2l5yzFgh1DrJ`KU+`N#oTY!o zM9*&E1+|*RG|XbE2h6_Kh*INah*xBK1VjM`{SFgKRyj5b!40f9Zm?9t`ozgn572%0|3z^$E$%0DqW8IBOr#tj$AhQ^mk zMm3oe^&|Y({VcDtj@(KAh9XPyTg>#SaKuNkQSZc-p>m(-(xG*q?2k zi^@4e{q_LMp7ze*Y3ga)#pLGlJmNuD+~BWk^@(nYWeHlT15d}qe~An+n6!YAx4u~9 zNV`{0l$rz}IDW{luU6DNJqi*vX_@+0l$Mm?%a><XN||U-y&Bz zdYe-{UP{+tY2`fXAAkA{(owI(q%eUlgfOd%VnR&-z{UcF;)tBfW& zmw7kZdbVcExaCiM*II3ipuAI`2+$!E%|@$UBlH{^5d#%QLOoYSTDVl6!5}8bCgXeZ zG`>)PBiucM9N+)J(?K}t$o>J(vuBtRYtO`MMMX8kDxLq#gi5oC%-R1!kGul;A*MAe zQk>1}|HOe>{!w<*_brTLzJ#@~ifYeTo^INFEl?+%#T(Yr&(3;kdw-nL#w!N)LjKuE;OF9qQ450e??vCO1!?Y$B&=}!V zFDNtqJ&f{V<|N$Gh_E>HgeX-M6zVK*spAINH|*sv;xgVaJd|M65cuGI{q9!bqh5!% zS3n=~^79gD<9m2)SD;`_kfg;K+JUdVWlDl7pUwq#iE9$I6C>LsgH%N1bpj8W4cCg8 z^rU04R0d$b_p|4n1vZ59je(+iB6phtF`^sFv>2GGSwO>9f0vuag6`6#w_+)=MgUFP zFRZKU9&@U1n#~*L?qVN#G4kckOWib(eC278>^(ZQQIO)e&(~PTk8n1Sh2qwNttlEYJn_${(l=pb_!R+8UGH`m~_0F zFw}=|n$@XdeWHGI*Qme!*Eojk@hha4|M1s~14A1;bYRjfhMHii^rjgU$fx+`l-k_H^UKcXyA~lTc4C7^$zToVsIrl#`yG$NDw8>SCO<{Szt99vQ`rsU7N*G-5(Qgw~SYL*>E_k=W zyjvIEQorlJCW+qoKaG6<>u=)6S)}hr*FUZC`{Vu+?dUymxmjqVu^>;Wj^rwPd18nQ z>%c};uG!OBh2Y~Q+k4>EIBVw@3x9l2Dv@579%3l2qzlpHZ^x4H@wXfv<{+C1izts2 zDTG9g>RfDUxuwo~sBTizQ&NOT*ED z7O`V_h`Z$PLUfH}Ogu46{IIRY)G@0j&tr;%0d7HL_EpVm9rV7YC*&8kp_N95(hj|$ zA(h+34El;gxd{I%bUAg`H6lDon(eemBsA$0uXk0IZaeT1#60tR8edsEg)3@LjFQT0 zw68Uy@;N6td@e7DA6U>aedsle?fp|J_|Y^awDJ*QkN>V?594O1j@mGao`~qH9i4X5*q8g&zj|Z?ahlE|difyhq*A`%$$)ZEdtsr2bzf@r z=*qW4W{Pk;ZYGCtYU|6X>0Js&5z-eas$G~`sEk?(b(w+<;CEBm)Nk$>+1?dCQ+>GPty^|Jp5Ln5lGiOBhB|IVMg&4gRCaW=P|RuCf>t0Q@SU zr(S3J>dqkcF@iDjF#jsnvLLuNNy1%mon$cSsLwxgA#v#yh!CVo9$!XgR_CR z4DeV|erMU9&-$5W3u5lz#G1aj-zEuXT^mnVPHATa1Sveecu=-&yx*Sv+ z^U$x3k)_IC5{ivKy*lQESmVApSgC5NK6f`{H7FK}@lbw~Cl1rB9y|sASb2~D%97%=eNzm|V=l5e3e2)7L`dnc)Aq&NdXA?VSlS~oMRQYlUmN9C(GK9Ri zsT^TX=Vy(4qDty%fI5IKQ9AiFau9GwyV~7>hY%kPMBV%85E>ispv9y z>A;;Z?wi$dR<)91rqwq2{uP_sx-voh-?OX7ikXvRTJyTX97cU2Tp%iV=|ojP*=`Rj zdFzWl4nncVtJp?f+AbCc-5l`8>j&+(6r{7Eoz;q9AnQ@y66&F__ac2&c$#bSUm3fd z)3Pkxe}7S|5`VmDsTqOMwB#=ye|0K6{0ysjWM>UOj@C%b4o9+O39gU&t7Z5?i7zMA zbNs_Rnr>`mLLN|3s4M6=H1hm2h3CuxDo73^=#9?$1R2IDMhLVLl7>RUfCp_1gQ)T) zz4CcmkGIexyVi96@7}e=DqXG7B5pEw)7P6h&4%eqJ#E!;fuJe$mN}{nZS_Uh#p(k*vp4)9`}mgHogYP3ViAKWv(^)k7wUpWFLyU4ZchG8rMv-V_>R9-$zFudF< zm`2*!cChww>gcdnUXpqp?RaEwN}V^G5lInhwpgg->>o6tv+uZ1VfjHU@@a!UZltPI zZ^=ZZ`+lI__aLhlTROMSPu@XKUA65Wm*^l{a&;o}d~aM#uC)D4)ync_iw~=WxP~q0 zN$L$UtRfPXE2wl(p-J?`ZBKZBd9>a%kikY@d0rr+POt@Y$o3zNdCcSHkXa+aj#cb0VBzw9YAGdbl!Wh`KFt5UoM1}~gPaoP7%B#eVG7T``T*|(-2yYgRu_l}4)6-gm#LOSXaJn- zX+0@*zg~?e`FRrr;Za-E#HFr593g+TZ7%=Lp_%XE6Eg@GmYPT&2y8KJ4A;yi^4I%YLNl$Lp9Lx+hXDeJyZ zR9{Om7vQ6|K%Yzd;+EWKfR~-9i?0gYLCKZ1_PTb7D|59?FEWbRK^>QxOS)`-T=%EdaWm9^O_$T#lpn8@I;B&Z%07 z{gxtavrH@b*fzrY>}jAy*3!!2N{y|}P|$JSz>7o2=-ylTubVu?@w-a$`x-6!mgok^ z)4k6RA^31ht=6uYJvg;9SKrkYv(LF{lORF)HnR_kyTCSI>Cm`+BlD`!BQj3zCk!%xKTS(ZGY-*pzvR#4a`~fgm&x+C# zoTi-q$Oyt8ul(oUjjR*kweQNXonVZRt-dZC_;&-n1T%TuOg$LP1Y5BQ@jwJ zc-1pIK&td;eJj~r8MjxFDI{l$W*(7TupFfV(&Aa#h2!L2z9x2z+C4A1vmuZBM7Yp@ z|HYI&*9ExssSgMy`uOWMjuciu?K*|OlpwP5G6j_a1;PQ>h+X)UE!ybPn34O2bL;FT;>^IJIWgs<%Vs}P|goJgR-n@b0JJ#8x^IsTYQg- z(xUmld01}w?#Jm&B7Hf@FUb4rlYz{9(J`qvh}2pi8hz1+s43Qri8!C!GT5CL zHrZJ@+NTPHVs9G$?IMO%FK$lZI>;eGb>2kv0hPzvLj=^2dGgxz5~|nAGOCoi*;5vivcxLMFBbrA91$tFo_hwK)yye z#MO49hQ{78wG0;3QsGTcFkf3{TEf+qRwuVGsxO@g8|A+~UN91Q5x9M}<2^-%%m3gf z9l2@?gPvD;S-KTaw@*p{dd_&m#DHgnNqy$E3BIdNhL^~^Ruq3=Y%5hQwb&-qU11+c z22)(tA;5KVvi}1vz0l^7glVM0V(a{2)?6r8PJt*Jy6B8cFmisroj0E%uKjD&`Tzz_P%p;U831bOw!+4gQip z{{4P5$y^rN$I4HqXik-rr936!=9B%7M5ENVz{fQy1w_6pu|MC`+?8s7FIK`8g zJivR~3aB1)XWNF_oZi9p&1f5SlR|gB68C$*hnK9^drYodFrGr%`@_-1D=Kzhj9rBcC6V}XfrI^X*+$HU)$OG3DR31fzhxm-ck_|QKLh$}plb#> zw+x#GCFF(mZm(%&3mRUDMH|KA?XL8(kRv$~U`d0n9}DfaS4*Rk`rOE>HHB)hxblRc zWj7F0L)Km;HU%E8bk}BksvPJ_kxl$(DHw&>RC~=)GL` zsj6+sjz&^I^|nmzVOsYt0a8B305pmE7a&!fa$f8$qVyOZsdoNz<$5cWeRYq99-@Ml zKH8`UJ!^noYG#g_83Uh0O1Qqm0v>suD;{F|5EDj zT4`A&HPvm4<*YX)Iud*q3S}lIN8(qw(1f)oWKgxO9l3;hhRYTqQ9nx! z3-(*&S@dvrHDgXbYPGoq@eF2#x&>woxJ90SajWj8Zfs)7zs~U5z3S|cb|x4 zB`%69Di_6^!eE+5ogZDNLqyCsQgSRs zeyB~>3L5xV(yE(^{H!sg)hf4B{=Cy-|Fou>b0YPH#+lf7a#YH8kIRpLhh_i1?o*>_ z@@iCCY_BgPBqE#5J$Z=3i0QIQVPq#vo$k=`VN(g{c}0U{zL!O)Q)P3aw_DlG~G zq=piDCqND$y-6oQL3)CM5kk(J_rt6;GaqKHnfb8S-g~Y6@mc%1pZmV9-{rKv9*=f^ zvIKkX(q^BRXYC4YYxPeO?(R;YHZ?0GqwYj#c4ZhnC%7iD9eFhVfytJhy0y>d4QZP# z&M6cy z%|qO!+j4{g@dPWM9DSRtR8Eo~?DR??ix;S+kfm{8=Aj6WNO$E>b_||{8CtEai`Uwj zl@SBC*0xzW>@9LlbH%8$jBW~2f!a4vhZZQx*k)7ZNFObH^&t^Fl*tUom@h?pN2d#N zwa-vk)#6ZxAeTZM1|B|W8o;!aeB6@CMC+PPzsI_~e;X}wq*(<*EYSrE-Gp~xL?h^D^7al*l%9WUSw`h@xgl&nW;+17Hv z6R9%-pg}YQ~_jc1P0w_8f zS`4wq(D~7iZAePua$&Cwrf;bcKtC?!$kPoYiv%7~t_UrH$kt|@%D50a$sKndTk5kC z(YywNz7$%a1FZO>&u5S2W>ZrzV0DTiFVNcs4kmzU%D?cfDzLu>o+dNkJz1w(O+l$LX z5X+v1N*a7#bbm;>p@uJJ-2Z%dheL@UtBSQp${2{yC7}x3r3|^>;~Q;n583YQBF)n^ z{lSm=*W?p%YcOa|!}}L<(&|%+DY@U@47=Z#bW@m8NUj^C{$H(`oOZ|k4%Jut!@m&^ zgp#aW_GgXpw-&`R&W08)HVHDv(`VxUxSbc;GX8ZPzwD5w^-#w28}9vc;u~;Ai9}C= zEW^OPKK3(N$I@wSC0GDnby_>R86z)|6k!V!OqI_MRn7clN)*Jak^F*SM4E|((pbz* z*@>X{HRmi_jOh}IEvjy@=UuLf=78z4?UI3)AJ5GYACduC{s$KFSn1io48X1GaP{wy zpIC{0J@d+Q_uxO@mJ~Z}7Sw>cm$pf!zXbmd9l|+<$Pm6Ji)pw!nS>?WZJ*0fl?q5f zC>2mdYK|hyZ9jfL38n_O8^-)HQ#Wnb<2d zfA}4!V^lib^1up*`gSQ-ITqjpCZwj8^xScATtZdBz zJ?ytfCJaAf1G5-%nxuJY;0`b)=|GvDa=8v1cWqVMxRqL5ww1!rOo?#33CF?W;ACx> zdlF{UphY71#N4VgtvowZ^Y_QX94BuwWJ!fdJA#u4PUge9-k)Ej=HbcDDIXj?bTGxU zaAIpAu0nIN-D=x~HIZ@vHmDOgHTWwGEyT)KY<`K^{Hm$*4p~tcd2S?=zZva;N-F4W zt|X;k>=&rnEttm*q-Y=9CFBSl4%8W&botMz*7sRHlUa0mcX|jz5G*qA?Z4N&bVGg5 z^8jAnqHT$%Clq?MOKY;yRc?3m*1g?kqASv`eqR%ja->{EelhKB1%{l$pFx73Q=1An z7npFyoaKUh6EI-~e*rnGdEV8lU!;G^5)0Tu0SMJ9@~j)A)&5td#@kHhE?@%-)`>9O zkM#7Oqxk~!LXRi}%OS!FCSledYt)i*3fVz7x4yZ18d1S?w)P+gx9`6boiXO0(=2n{ z|Ig!tov$wvGQbvc=eOfL7=dQYg29BnmD<8#JIwGCsO`*PLkoU8CY!dzJ8K7Ia!JMC_tpGh25O^lVo$}WgA_1&cTk2lO& zCjS!Aer^8ORlwTC67cgLZ$jnGd~rm$mq%#%{$346jDira^tlg|ww>MB@bL~|l6zLi zRU=YUhd=TFNKX1t{Y3wXh*&y_;wL{KesN`;3Goqt>&mD3qNlj)KUI({Obg9o_8-_= zEGVz@o@s+7Cb!E_k-V zKzbp#uYow6*;gE>C`9YODfXod`(};A$C;Q*4`Iwh?k$W=x0vY&aWyE_+!-wQNY2&F zeUJm0R17JTvZ*$vs--pbS3j(atk!6n)cWT-vg zMJ}u6ntb<{;mZ_D6zR!ZEfTV86`!l4b$X_Q311EIeB zgum5#c^U4xuQhIjdU0%K-&{8}q!rxQ9Kd5RFaNr!?Ka(UftLTNJbstV$xflSB~+d} zkiO#(@f+%d%=Cyy(V>LN@u7w(92}jRE-^YE63yzk99e2Q;b-Q3rX^ru*lzT}T?g1R zv}7!0DpO+L4Y$S%4G2-mt4$VzC+V-yno;rFe#w1|hi6mtq|{-`?Io2SJ1p){t@8`7 zXJXwl+~8oUy(@FDm%q?}J1@%!=I0SZ@!9FitHxI(Sv z*(Hp8dt&3Q6w&7|S#?xj-H445Mt0!p3Y-4o(R zMF2`k2ZNpR>EydOpgYdCzO9nPfYB_jE1sBG>_UOx-Ixwj;gdB&cKr!hMqlVsxsqI= z`O%ya2J>VF0$^*Skr?=Z1qUK?kX$N3)FU&jdS8d7&}!i+aVh1+FBhc&Uh~38ynx)r z9(vX9_HsYfuU>Nc!zmedEc<*xR=m5t{UZB3C>Asm#Xogv22~DvPC zPi9rZ;VmqTZHd9fdUIxk8$B7lz5MgzKQ7{1MsmwRkXHtcA|m~s#u=ZKdpc}+SrjMk z+d!Y6{iqI>dMd4LbKk~)fv8|ooyXNnBP0_d-e~KUSSe-Wbx0*yEV9Q0Zej8F!OJ9i zm8d>*sI5q9n!=g)Jjx{AI9$tJf%K)fgsWWQR`qNwij&8-8#)I;!RPzD{nE3cuIjCM zm@SJWiXcf&K;FEKlpMOfu4L3ll*t#Dc4#35`?!Q`wNR#gSlG2!JifFl>5FIYfNCDk z?XCDx+cWF{2us2Rb23XZ*?wDy*%9=xz_ztYH8wz}*>`354;pRiA~$6Mw6=Bq zSNX0$z>Ei`=8b(#R9V=}jp33K0!TLuBC0UTGU9rdkei==>=7i_w{@u@`@|Iz#nU(Q zY0mHX(+5Wt$0hJ|w_(&ujHum@rr~G~;f-0@hOii8QIfC3lwtwXlktXkSw#V)qCTZK z5nhKCmBz1MpGs{@N*z-s;~+tg82GhCxPIu%dww`uX133)E`AXuYzcL6QvbrgKZZ1u zg~Da{hNm$=+}@~lh=*;EeT}PiK?p~Vhx-qC?xouFF3#qBuz#i|$MFHS~r~6A5sUy8ydB>of z81+)3c;2jX{M-w31k8@nF`Et1*Z!0(+XZ~MM|@0*IoW0-%BM|iLpFI^)@k+7izl^P zF7n15I<9Y!-sNJo7L{Noo&9ao#4p{Q`Qx20-)$%80oc(!?oa0Gwg}&IbJTu!W_)4{ zEm4_=$#@b?WQTuweaQ%y1(*;nRf?VuKz2z{&m9(`W&|*=&o091;OqmNOc9)w@I+kZ z;0fz~0V+L8`A4r7F)oVZ(ykmcqt@=_e@WY`*XA`UQKkFMrz~ zY&X=2hK|KS$JC)h4sp_BC|Nlc)`y8KHe*XFWd*7i!2E%7EVxxh=%At11Lqmkk82PjLaNh^67t7 zzLFWMa^+{WP_G?A9adtNmhxCvCvb%i0M^qb#~Z&2Q?-EZHbl;n8sxg}gIbE9kISIX z=dzcS1w`x1D#F}(s09}sgS(0F(doizX(6Z#DUn4dJzGWJz&$ z1WKSVOO*6!`QKF9kTU8XHc1Ypi#+|v3B$dh^7-KYH-f1`a8No1dc2hTx z?s@aVcY+oYojoDDQ5T{zp9x<{O66Ag;~}RwMpSnOnw%k%$L$0>J|I;XeTtx0FOiZ@ zy;0RRnD!256{d>)oDBdVnS4!3UWh=tXN2WKtSK3lMJLk1^ zp9Y5}Fg+Ta{Zb+}>p|pjnnzXbI~6aqOdu!bLv1fxE@?=a&P4lx%L(w1W&)K%MMWpr zW*#{esdD{hcQlw`(!}4Zm6fr9{BG6JKhG6id~2$T2)T~Dd0In0ru6Gj5&FYI*M4mB zktJ}ct5;!L^DK$Mmwf^or0NmMrEE~JY0k9=;reiEp6^oUdCc*> zI`Pblz^nI%%Bw82P&(w^q7$(DA}ti<;pW3xL>Cb5B!i|mro@(rwy4Z3_SD5#CW`SZp$hiG{_UrDbqJSV69O(g4o*fm(f*Qn=Y3( zSazX*OH zDA{6qN@cgol{UqMCmnst+fjEg80mXd^9_*EOTX9xxQ(q_-Shhl$#!tmo7JU594_Sr zQMbOHbY~+Ti~-@x$5KU(r^|Jc|4rTjOB;{-dM=>WLm$>f+Ai6&`BX0fExyrE=zo7A zc@0sCmVg0B2#o#6nygL=-@fd66v@y2qqC$h>~jR5FXMOw&zD>ml1b86KJw%_!6}Zd zge**ShgR_!+@V-ereEbHqsU@Jv87ae45&x=mM9_q@SSA)99ciK%26g@!O?%D*S zwccntVW`=8v`O?`;<+qUeT|{c9jC<8Yrqj=AZpC9H&kMW*oP9jM=fErmr4XI&H#)IjH zF0>{BXh28pAXC%uWUF$)JGS`46^%1( zad!jdJp0U&po9e81h>pO6>V3+UQ6JJy0e&+O4ZT@lFp=;XTC;^oQ=1bIY@?YV>eic zs)?+)J^y-RnS=@v`8sQ(6We zlR;%GS&-OUh68*}9oXP+BJ`!80Xzqr^uZ@LAT^)iFPv84;f}3@8wu+{BTv@zGy!oE z9q?LitL}zk6}sca8JOJl&lbi6EqsLL$>D@rf{x61CA^5FH_2oHB(h*&q1KDRn{2A3 zo$2*C%Ie*+ZV;}*Qe9yvmnyH*#wdi|$*c`_qov@VO{aY@qc#k8lE?-rp(p6H_w&DFmsnkHe{-&ASkm0eE!0kmH_VsIqDUE$*vH9-dD$w& z(aQtG39&$RWGxu?RhN1h37N6(i^`_yvgWCN5Ezcn5rB7?+uT1N7dV=iX#;@|k9Ph^ zCF7_Y3)iE9-8*TnT&==+vg0&~m}mP>hMx@C)x-w}_%MWZZj31mSys7*h~rFZOp40q z^MCD#E1-&=DzJWXv92+$)pvStV(XtvARuimXzf{xw<o{bU&oMU;DOx=bQQWZ z^N%6IPpr`5`$nG@5jz~+0vLvQo%>PUJZfZJzc+cE*V}Zsm+F4mTW)~`vEn@fExoZ7 zu1?NCjkR=;? z6e=r{DX#u8nLhqWE1|=MxYKR*6KBv-P6m;*qqyMEOY24Mq0VCzo;HJ_$LEljk=5zZ zgSC{M$1zOm&W7jqA!h22*|Gl5N&xQ%iSe)AUxX0fGm3dx&ch4ZP1pyw8*L@%R$82a z^bIIGXid6FL$1+ax5%Lv)OUQT=AG3=(GOgJLkh%zK22H^o}%o=;)yiLl_GqPDOT_F z&yMa2v|hl18L1+p*r?HbA+%RNn3sYTx}hxDD{!#Mdghl{u=6Q8?BisV5ad;6!dX|O zm-SKse%u&zWOAe}`C_pFb-oWVu7Fq$$#C1q!`BTnv?YV6rYJHyiHTYb(jNfWLQo8& zTR=^r~6r((^53t3%m*I85E`H#qT8=7u7duVQwR=TNO)5K`s2oHDF!*w{Zi?oSz*8<(15G39g$NRz@>>l-BghfkhPPHZnORAZObS$x?IaYNnVYX8jX{ zznQ)*pFk0rjo_j7HRy(K5wV%I35Z&_4`}Ypg~4oI=Qf-V`;Js&v53sj3M=bnhaVVa z@Y%J-9McI(ezQtf%SC=OA`UJaVH&(rAx}gt-Xn@4%EGzy|5;(DzxfbVLk=JqjzrOt zIDO=kySednA>~)dkSPuq5@x7`o`PL`KGSWxCF>+z?29|Tu`rUiQc~vUhJ@y`ZmWW=Hb6>Fs7XkqUo3b`X&CF(YWxv<6>#M)GU4Mzl0Pc)WpZ z6)R><97acVyjSjLiYkmV83&F?jlFOxysTp|F7g1 zZ+_Yzstug5E@#p}dhd1I1}!5P_3=LM-_{K+E&`TmY_d4NYcIQ}mpg3VQ8KY-iYcdf zI(VP|G#1E3KigWj5a`Qse>TTcEOMH6KmTQR(6uDytM9tIDi;TYE^2b$A$mLdm;(%vLK2I}ejxf6TxbFp@-Fpm(kxtDHqh?UbmR*Qw}Mvjwl11lE4H z9f4Ya^w_dmH~zhrrOki2{28}BwxF+>S+Z9N96@w0{@%3*IX;3}M}MH6jcNu%C#`S)G&*RWqaVK9Ua{Ce(X;*bL`)t)tcAV z|0H;1sp&P`X{MBe`Jz1!EK*D87b4_Qq?;~Iveu6fkA|lbtgTLECc3cDDoD7G3cAKk zA~y(jz41Y(vR1?=_OVRT6`qA83>fTVC!sLCazyYzvFXqXDzRQf$DIs7&&jrQnYxTu zg5U{Qy;$?v7VCW_IEA)M04pbk&7WnK!7Xtik6k2v^B~^2s_;ZeNeDV;hoPt;LDV8r&nj?$XsQ@JijqzYDEqg2Sr}@{uF07v;_RVK8kcg)m%ON5;UfXc_D- znj>;cx5^|i=<|`Fm!tt#HuQdLJaAxn0H_tdcA8cg<=mK_pWm}T1u0FDPJ3ONa_`#z z&sA~c+AcKy6AS)SX{n$8l&>+UD5{+D0lT!+Batr{)Tk>V`XD|8 zni1RCaJ%A)ws$;E8o6MJn_cvh$_35Fb+xn5_1a%Qdbgak>I8o~Y5nfqodOdkDNMI) zpiv?`4?8XmazNMI0XlD&Uj*fiv;R(3Y24a;(@RG%=-^I9w^LC}x|}^{DbW0-yGSnH zY!F{6&5c^FR^{HzOoO@v zU~+6VmR%I-wzl{4FocGgPUFI#Suf)omy|BeFup$HYjAh${ygk z2yhj5%cUYP7EG*>=J#V#c7a{%uA^b-vvu;(p~s(G88L2?aw%YEM$~qSbDe?e?~?OW zrT}=o%kir2s_SMo@r z&$3cy*OkTke+l-`f}Ma#<|b7Sl+a#+#gg;(b>l+c!GV-c`SzbTk6hvW|6W622uS*y lMt4N7Ma8O9Jo8dyy8fm*+TQ;!+}Qt_A^U%L7W#MjzW{#sF82Tc literal 0 HcmV?d00001 diff --git a/bsp/stm32/stm32h743-st-nucleo/project.ewp b/bsp/stm32/stm32h743-st-nucleo/project.ewp new file mode 100644 index 000000000..bb04850a2 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/project.ewp @@ -0,0 +1,2327 @@ + + 3 + + rtthread + + ARM + + 1 + + General + 3 + + 31 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ICCARM + 2 + + 35 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + AARM + 2 + + 10 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + OBJCOPY + 0 + + 1 + 1 + 1 + + + + + + + + + CUSTOM + 3 + + + + 0 + + + + BICOMP + 0 + + + + BUILDACTION + 1 + + + + + + + ILINK + 0 + + 22 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + IARCHIVE + 0 + + 0 + 1 + 1 + + + + + + + BILINK + 0 + + + + + Release + + ARM + + 0 + + General + 3 + + 31 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ICCARM + 2 + + 35 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + AARM + 2 + + 10 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + OBJCOPY + 0 + + 1 + 1 + 0 + + + + + + + + + CUSTOM + 3 + + + + 0 + + + + BICOMP + 0 + + + + BUILDACTION + 1 + + + + + + + ILINK + 0 + + 22 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + IARCHIVE + 0 + + 0 + 1 + 0 + + + + + + + BILINK + 0 + + + + + Kernel + + $PROJ_DIR$\..\..\..\src\clock.c + + + $PROJ_DIR$\..\..\..\src\components.c + + + $PROJ_DIR$\..\..\..\src\cpu.c + + + $PROJ_DIR$\..\..\..\src\device.c + + + $PROJ_DIR$\..\..\..\src\idle.c + + + $PROJ_DIR$\..\..\..\src\ipc.c + + + $PROJ_DIR$\..\..\..\src\irq.c + + + $PROJ_DIR$\..\..\..\src\kservice.c + + + $PROJ_DIR$\..\..\..\src\mem.c + + + $PROJ_DIR$\..\..\..\src\mempool.c + + + $PROJ_DIR$\..\..\..\src\object.c + + + $PROJ_DIR$\..\..\..\src\scheduler.c + + + $PROJ_DIR$\..\..\..\src\signal.c + + + $PROJ_DIR$\..\..\..\src\thread.c + + + $PROJ_DIR$\..\..\..\src\timer.c + + + + Applications + + $PROJ_DIR$\applications\main.c + + + + Drivers + + $PROJ_DIR$\board\board.c + + + $PROJ_DIR$\board\CubeMX_Config\Src\stm32h7xx_hal_msp.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\CMSIS\Device\ST\STM32H7xx\Source\Templates\iar\startup_stm32h743xx.s + + + $PROJ_DIR$\..\libraries\HAL_Drivers\drv_gpio.c + + + $PROJ_DIR$\..\libraries\HAL_Drivers\drv_usart.c + + + $PROJ_DIR$\..\libraries\HAL_Drivers\drv_common.c + + + + cpu + + $PROJ_DIR$\..\..\..\libcpu\arm\common\backtrace.c + + + $PROJ_DIR$\..\..\..\libcpu\arm\common\div0.c + + + $PROJ_DIR$\..\..\..\libcpu\arm\common\showmem.c + + + $PROJ_DIR$\..\..\..\libcpu\arm\cortex-m7\cpu_cache.c + + + $PROJ_DIR$\..\..\..\libcpu\arm\cortex-m7\cpuport.c + + + $PROJ_DIR$\..\..\..\libcpu\arm\cortex-m7\context_iar.S + + + + DeviceDrivers + + $PROJ_DIR$\..\..\..\components\drivers\misc\pin.c + + + $PROJ_DIR$\..\..\..\components\drivers\serial\serial.c + + + $PROJ_DIR$\..\..\..\components\drivers\src\completion.c + + + $PROJ_DIR$\..\..\..\components\drivers\src\dataqueue.c + + + $PROJ_DIR$\..\..\..\components\drivers\src\pipe.c + + + $PROJ_DIR$\..\..\..\components\drivers\src\ringblk_buf.c + + + $PROJ_DIR$\..\..\..\components\drivers\src\ringbuffer.c + + + $PROJ_DIR$\..\..\..\components\drivers\src\waitqueue.c + + + $PROJ_DIR$\..\..\..\components\drivers\src\workqueue.c + + + + finsh + + $PROJ_DIR$\..\..\..\components\finsh\shell.c + + + $PROJ_DIR$\..\..\..\components\finsh\symbol.c + + + $PROJ_DIR$\..\..\..\components\finsh\cmd.c + + + $PROJ_DIR$\..\..\..\components\finsh\msh.c + + + $PROJ_DIR$\..\..\..\components\finsh\msh_cmd.c + + + $PROJ_DIR$\..\..\..\components\finsh\msh_file.c + + + + libc + + $PROJ_DIR$\..\..\..\components\libc\compilers\common\time.c + + + + STM32_HAL + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\CMSIS\Device\ST\STM32H7xx\Source\Templates\system_stm32h7xx.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cec.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cortex.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_comp.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc_ex.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cryp.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cryp_ex.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma_ex.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_mdma.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr_ex.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc_ex.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rng.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_sram.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_gpio.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_uart.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_usart.c + + + $PROJ_DIR$\..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_uart_ex.c + + + diff --git a/bsp/stm32/stm32h743-st-nucleo/project.eww b/bsp/stm32/stm32h743-st-nucleo/project.eww new file mode 100644 index 000000000..c2cb02eb1 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/project.eww @@ -0,0 +1,10 @@ + + + + + $WS_DIR$\project.ewp + + + + + diff --git a/bsp/stm32/stm32h743-st-nucleo/project.uvoptx b/bsp/stm32/stm32h743-st-nucleo/project.uvoptx new file mode 100644 index 000000000..5ecb410bd --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/project.uvoptx @@ -0,0 +1,1040 @@ + + + + 1.0 + +
### uVision Project, (C) Keil Software
+ + + *.c + *.s*; *.src; *.a* + *.obj; *.o + *.lib + *.txt; *.h; *.inc + *.plm + *.cpp + 0 + + + + 0 + 0 + + + + rt-thread + 0x4 + ARM-ADS + + 12000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + .\build\ + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 1 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ST-LINKIII-KEIL_SWO + -U0670FF495355878281171423 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC8000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H743ZITx$CMSIS\Flash\STM32H7x_2048.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC8000 -FN1 -FF0STM32H7x_2048 -FS08000000 -FL0200000 -FP0($$Device:STM32H743ZITx$CMSIS\Flash\STM32H7x_2048.FLM)) + + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + 1 + 1 + 0 + 2 + 10000000 + + + + + + Kernel + 0 + 0 + 0 + 0 + + 1 + 1 + 1 + 0 + 0 + 0 + ..\..\..\src\clock.c + clock.c + 0 + 0 + + + 1 + 2 + 1 + 0 + 0 + 0 + ..\..\..\src\components.c + components.c + 0 + 0 + + + 1 + 3 + 1 + 0 + 0 + 0 + ..\..\..\src\cpu.c + cpu.c + 0 + 0 + + + 1 + 4 + 1 + 0 + 0 + 0 + ..\..\..\src\device.c + device.c + 0 + 0 + + + 1 + 5 + 1 + 0 + 0 + 0 + ..\..\..\src\idle.c + idle.c + 0 + 0 + + + 1 + 6 + 1 + 0 + 0 + 0 + ..\..\..\src\ipc.c + ipc.c + 0 + 0 + + + 1 + 7 + 1 + 0 + 0 + 0 + ..\..\..\src\irq.c + irq.c + 0 + 0 + + + 1 + 8 + 1 + 0 + 0 + 0 + ..\..\..\src\kservice.c + kservice.c + 0 + 0 + + + 1 + 9 + 1 + 0 + 0 + 0 + ..\..\..\src\mem.c + mem.c + 0 + 0 + + + 1 + 10 + 1 + 0 + 0 + 0 + ..\..\..\src\mempool.c + mempool.c + 0 + 0 + + + 1 + 11 + 1 + 0 + 0 + 0 + ..\..\..\src\object.c + object.c + 0 + 0 + + + 1 + 12 + 1 + 0 + 0 + 0 + ..\..\..\src\scheduler.c + scheduler.c + 0 + 0 + + + 1 + 13 + 1 + 0 + 0 + 0 + ..\..\..\src\signal.c + signal.c + 0 + 0 + + + 1 + 14 + 1 + 0 + 0 + 0 + ..\..\..\src\thread.c + thread.c + 0 + 0 + + + 1 + 15 + 1 + 0 + 0 + 0 + ..\..\..\src\timer.c + timer.c + 0 + 0 + + + + + Applications + 0 + 0 + 0 + 0 + + 2 + 16 + 1 + 0 + 0 + 0 + applications\main.c + main.c + 0 + 0 + + + + + Drivers + 0 + 0 + 0 + 0 + + 3 + 17 + 1 + 0 + 0 + 0 + board\board.c + board.c + 0 + 0 + + + 3 + 18 + 1 + 0 + 0 + 0 + board\CubeMX_Config\Src\stm32h7xx_hal_msp.c + stm32h7xx_hal_msp.c + 0 + 0 + + + 3 + 19 + 2 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\CMSIS\Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s + startup_stm32h743xx.s + 0 + 0 + + + 3 + 20 + 1 + 0 + 0 + 0 + ..\libraries\HAL_Drivers\drv_gpio.c + drv_gpio.c + 0 + 0 + + + 3 + 21 + 1 + 0 + 0 + 0 + ..\libraries\HAL_Drivers\drv_usart.c + drv_usart.c + 0 + 0 + + + 3 + 22 + 1 + 0 + 0 + 0 + ..\libraries\HAL_Drivers\drv_common.c + drv_common.c + 0 + 0 + + + + + cpu + 0 + 0 + 0 + 0 + + 4 + 23 + 1 + 0 + 0 + 0 + ..\..\..\libcpu\arm\common\backtrace.c + backtrace.c + 0 + 0 + + + 4 + 24 + 1 + 0 + 0 + 0 + ..\..\..\libcpu\arm\common\div0.c + div0.c + 0 + 0 + + + 4 + 25 + 1 + 0 + 0 + 0 + ..\..\..\libcpu\arm\common\showmem.c + showmem.c + 0 + 0 + + + 4 + 26 + 1 + 0 + 0 + 0 + ..\..\..\libcpu\arm\cortex-m7\cpu_cache.c + cpu_cache.c + 0 + 0 + + + 4 + 27 + 1 + 0 + 0 + 0 + ..\..\..\libcpu\arm\cortex-m7\cpuport.c + cpuport.c + 0 + 0 + + + 4 + 28 + 2 + 0 + 0 + 0 + ..\..\..\libcpu\arm\cortex-m7\context_rvds.S + context_rvds.S + 0 + 0 + + + + + DeviceDrivers + 0 + 0 + 0 + 0 + + 5 + 29 + 1 + 0 + 0 + 0 + ..\..\..\components\drivers\misc\pin.c + pin.c + 0 + 0 + + + 5 + 30 + 1 + 0 + 0 + 0 + ..\..\..\components\drivers\serial\serial.c + serial.c + 0 + 0 + + + 5 + 31 + 1 + 0 + 0 + 0 + ..\..\..\components\drivers\src\completion.c + completion.c + 0 + 0 + + + 5 + 32 + 1 + 0 + 0 + 0 + ..\..\..\components\drivers\src\dataqueue.c + dataqueue.c + 0 + 0 + + + 5 + 33 + 1 + 0 + 0 + 0 + ..\..\..\components\drivers\src\pipe.c + pipe.c + 0 + 0 + + + 5 + 34 + 1 + 0 + 0 + 0 + ..\..\..\components\drivers\src\ringblk_buf.c + ringblk_buf.c + 0 + 0 + + + 5 + 35 + 1 + 0 + 0 + 0 + ..\..\..\components\drivers\src\ringbuffer.c + ringbuffer.c + 0 + 0 + + + 5 + 36 + 1 + 0 + 0 + 0 + ..\..\..\components\drivers\src\waitqueue.c + waitqueue.c + 0 + 0 + + + 5 + 37 + 1 + 0 + 0 + 0 + ..\..\..\components\drivers\src\workqueue.c + workqueue.c + 0 + 0 + + + + + finsh + 0 + 0 + 0 + 0 + + 6 + 38 + 1 + 0 + 0 + 0 + ..\..\..\components\finsh\shell.c + shell.c + 0 + 0 + + + 6 + 39 + 1 + 0 + 0 + 0 + ..\..\..\components\finsh\symbol.c + symbol.c + 0 + 0 + + + 6 + 40 + 1 + 0 + 0 + 0 + ..\..\..\components\finsh\cmd.c + cmd.c + 0 + 0 + + + 6 + 41 + 1 + 0 + 0 + 0 + ..\..\..\components\finsh\msh.c + msh.c + 0 + 0 + + + 6 + 42 + 1 + 0 + 0 + 0 + ..\..\..\components\finsh\msh_cmd.c + msh_cmd.c + 0 + 0 + + + 6 + 43 + 1 + 0 + 0 + 0 + ..\..\..\components\finsh\msh_file.c + msh_file.c + 0 + 0 + + + + + libc + 0 + 0 + 0 + 0 + + 7 + 44 + 1 + 0 + 0 + 0 + ..\..\..\components\libc\compilers\common\time.c + time.c + 0 + 0 + + + + + STM32_HAL + 0 + 0 + 0 + 0 + + 8 + 45 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\CMSIS\Device\ST\STM32H7xx\Source\Templates\system_stm32h7xx.c + system_stm32h7xx.c + 0 + 0 + + + 8 + 46 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal.c + stm32h7xx_hal.c + 0 + 0 + + + 8 + 47 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cec.c + stm32h7xx_hal_cec.c + 0 + 0 + + + 8 + 48 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cortex.c + stm32h7xx_hal_cortex.c + 0 + 0 + + + 8 + 49 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_comp.c + stm32h7xx_hal_comp.c + 0 + 0 + + + 8 + 50 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc.c + stm32h7xx_hal_crc.c + 0 + 0 + + + 8 + 51 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc_ex.c + stm32h7xx_hal_crc_ex.c + 0 + 0 + + + 8 + 52 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cryp.c + stm32h7xx_hal_cryp.c + 0 + 0 + + + 8 + 53 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cryp_ex.c + stm32h7xx_hal_cryp_ex.c + 0 + 0 + + + 8 + 54 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma.c + stm32h7xx_hal_dma.c + 0 + 0 + + + 8 + 55 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma_ex.c + stm32h7xx_hal_dma_ex.c + 0 + 0 + + + 8 + 56 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_mdma.c + stm32h7xx_hal_mdma.c + 0 + 0 + + + 8 + 57 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr.c + stm32h7xx_hal_pwr.c + 0 + 0 + + + 8 + 58 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr_ex.c + stm32h7xx_hal_pwr_ex.c + 0 + 0 + + + 8 + 59 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc.c + stm32h7xx_hal_rcc.c + 0 + 0 + + + 8 + 60 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc_ex.c + stm32h7xx_hal_rcc_ex.c + 0 + 0 + + + 8 + 61 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rng.c + stm32h7xx_hal_rng.c + 0 + 0 + + + 8 + 62 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_sram.c + stm32h7xx_hal_sram.c + 0 + 0 + + + 8 + 63 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_gpio.c + stm32h7xx_hal_gpio.c + 0 + 0 + + + 8 + 64 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_uart.c + stm32h7xx_hal_uart.c + 0 + 0 + + + 8 + 65 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_usart.c + stm32h7xx_hal_usart.c + 0 + 0 + + + 8 + 66 + 1 + 0 + 0 + 0 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_uart_ex.c + stm32h7xx_hal_uart_ex.c + 0 + 0 + + + + diff --git a/bsp/stm32/stm32h743-st-nucleo/project.uvprojx b/bsp/stm32/stm32h743-st-nucleo/project.uvprojx new file mode 100644 index 000000000..62f4afb6d --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/project.uvprojx @@ -0,0 +1,762 @@ + + + + 2.1 + +
### uVision Project, (C) Keil Software
+ + + + rt-thread + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32H743ZITx + STMicroelectronics + Keil.STM32H7xx_DFP.2.3.0 + https://www.keil.com/pack/ + IRAM(0x20000000-0x2001FFFF) IRAM2(0x24000000-0x2407FFFF) IROM(0x8000000-0x81FFFFF) CLOCK(12000000) FPU3(DFPU) CPUTYPE("Cortex-M7") ELITTLE + + + UL2CM3(-S0 -C0 -P0 -FD20010000 -FC1000 -FN1 -FF0STM32F7x_1024 -FS08000000 -FL0100000 -FP0($$Device:STM32F746NGHx$CMSIS\Flash\STM32F7x_1024.FLM)) + 0 + $$Device:STM32F746NGHx$Drivers\CMSIS\Device\ST\STM32F7xx\Include\stm32f7xx.h + + + + + + + + + + $$Device:STM32F746NGHx$CMSIS\SVD\STM32F7x.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + .\build\ + rt-thread + 1 + 0 + 0 + 1 + 0 + .\build\ + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 0 + fromelf --bin !L --output rtthread.bin + + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 1 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM7 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM7 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4096 + + 1 + BIN\UL2CM3.DLL + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M7" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 1 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x20000 + + + 1 + 0x8000000 + 0x200000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8000000 + 0x100000 + + + 1 + 0x200000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20010000 + 0x40000 + + + 0 + 0x20000000 + 0x10000 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + + + USE_HAL_DRIVER, STM32H743xx + + .;..\..\..\include;board;board\CubeMX_Config\Inc;..\libraries\HAL_Drivers;..\libraries\HAL_Drivers\config;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m7;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\finsh;..\..\..\components\libc\compilers\common;..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Inc;..\libraries\STM32H7xx_HAL\CMSIS\Device\ST\STM32H7xx\Include;..\libraries\STM32H7xx_HAL\CMSIS\Include + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 1 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + + + + + + + + + + + + Kernel + + + clock.c + 1 + ..\..\..\src\clock.c + + + components.c + 1 + ..\..\..\src\components.c + + + cpu.c + 1 + ..\..\..\src\cpu.c + + + device.c + 1 + ..\..\..\src\device.c + + + idle.c + 1 + ..\..\..\src\idle.c + + + ipc.c + 1 + ..\..\..\src\ipc.c + + + irq.c + 1 + ..\..\..\src\irq.c + + + kservice.c + 1 + ..\..\..\src\kservice.c + + + mem.c + 1 + ..\..\..\src\mem.c + + + mempool.c + 1 + ..\..\..\src\mempool.c + + + object.c + 1 + ..\..\..\src\object.c + + + scheduler.c + 1 + ..\..\..\src\scheduler.c + + + signal.c + 1 + ..\..\..\src\signal.c + + + thread.c + 1 + ..\..\..\src\thread.c + + + timer.c + 1 + ..\..\..\src\timer.c + + + + + Applications + + + main.c + 1 + applications\main.c + + + + + Drivers + + + board.c + 1 + board\board.c + + + stm32h7xx_hal_msp.c + 1 + board\CubeMX_Config\Src\stm32h7xx_hal_msp.c + + + startup_stm32h743xx.s + 2 + ..\libraries\STM32H7xx_HAL\CMSIS\Device\ST\STM32H7xx\Source\Templates\arm\startup_stm32h743xx.s + + + drv_gpio.c + 1 + ..\libraries\HAL_Drivers\drv_gpio.c + + + drv_usart.c + 1 + ..\libraries\HAL_Drivers\drv_usart.c + + + drv_common.c + 1 + ..\libraries\HAL_Drivers\drv_common.c + + + + + cpu + + + backtrace.c + 1 + ..\..\..\libcpu\arm\common\backtrace.c + + + div0.c + 1 + ..\..\..\libcpu\arm\common\div0.c + + + showmem.c + 1 + ..\..\..\libcpu\arm\common\showmem.c + + + cpu_cache.c + 1 + ..\..\..\libcpu\arm\cortex-m7\cpu_cache.c + + + cpuport.c + 1 + ..\..\..\libcpu\arm\cortex-m7\cpuport.c + + + context_rvds.S + 2 + ..\..\..\libcpu\arm\cortex-m7\context_rvds.S + + + + + DeviceDrivers + + + pin.c + 1 + ..\..\..\components\drivers\misc\pin.c + + + serial.c + 1 + ..\..\..\components\drivers\serial\serial.c + + + completion.c + 1 + ..\..\..\components\drivers\src\completion.c + + + dataqueue.c + 1 + ..\..\..\components\drivers\src\dataqueue.c + + + pipe.c + 1 + ..\..\..\components\drivers\src\pipe.c + + + ringblk_buf.c + 1 + ..\..\..\components\drivers\src\ringblk_buf.c + + + ringbuffer.c + 1 + ..\..\..\components\drivers\src\ringbuffer.c + + + waitqueue.c + 1 + ..\..\..\components\drivers\src\waitqueue.c + + + workqueue.c + 1 + ..\..\..\components\drivers\src\workqueue.c + + + + + finsh + + + shell.c + 1 + ..\..\..\components\finsh\shell.c + + + symbol.c + 1 + ..\..\..\components\finsh\symbol.c + + + cmd.c + 1 + ..\..\..\components\finsh\cmd.c + + + msh.c + 1 + ..\..\..\components\finsh\msh.c + + + msh_cmd.c + 1 + ..\..\..\components\finsh\msh_cmd.c + + + msh_file.c + 1 + ..\..\..\components\finsh\msh_file.c + + + + + libc + + + time.c + 1 + ..\..\..\components\libc\compilers\common\time.c + + + + + STM32_HAL + + + system_stm32h7xx.c + 1 + ..\libraries\STM32H7xx_HAL\CMSIS\Device\ST\STM32H7xx\Source\Templates\system_stm32h7xx.c + + + stm32h7xx_hal.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal.c + + + stm32h7xx_hal_cec.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cec.c + + + stm32h7xx_hal_cortex.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cortex.c + + + stm32h7xx_hal_comp.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_comp.c + + + stm32h7xx_hal_crc.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc.c + + + stm32h7xx_hal_crc_ex.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_crc_ex.c + + + stm32h7xx_hal_cryp.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cryp.c + + + stm32h7xx_hal_cryp_ex.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_cryp_ex.c + + + stm32h7xx_hal_dma.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma.c + + + stm32h7xx_hal_dma_ex.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_dma_ex.c + + + stm32h7xx_hal_mdma.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_mdma.c + + + stm32h7xx_hal_pwr.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr.c + + + stm32h7xx_hal_pwr_ex.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_pwr_ex.c + + + stm32h7xx_hal_rcc.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc.c + + + stm32h7xx_hal_rcc_ex.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rcc_ex.c + + + stm32h7xx_hal_rng.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_rng.c + + + stm32h7xx_hal_sram.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_sram.c + + + stm32h7xx_hal_gpio.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_gpio.c + + + stm32h7xx_hal_uart.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_uart.c + + + stm32h7xx_hal_usart.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_usart.c + + + stm32h7xx_hal_uart_ex.c + 1 + ..\libraries\STM32H7xx_HAL\STM32H7xx_HAL_Driver\Src\stm32h7xx_hal_uart_ex.c + + + + + + + + + + + + + + diff --git a/bsp/stm32/stm32h743-st-nucleo/rtconfig.h b/bsp/stm32/stm32h743-st-nucleo/rtconfig.h new file mode 100644 index 000000000..6dbfc9550 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/rtconfig.h @@ -0,0 +1,175 @@ +#ifndef RT_CONFIG_H__ +#define RT_CONFIG_H__ + +/* Automatically generated file; DO NOT EDIT. */ +/* RT-Thread Configuration */ + +/* RT-Thread Kernel */ + +#define RT_NAME_MAX 8 +#define RT_ALIGN_SIZE 4 +#define RT_THREAD_PRIORITY_32 +#define RT_THREAD_PRIORITY_MAX 32 +#define RT_TICK_PER_SECOND 1000 +#define RT_USING_OVERFLOW_CHECK +#define RT_USING_HOOK +#define RT_USING_IDLE_HOOK +#define RT_IDLE_HOOK_LIST_SIZE 4 +#define IDLE_THREAD_STACK_SIZE 256 +#define RT_DEBUG + +/* Inter-Thread communication */ + +#define RT_USING_SEMAPHORE +#define RT_USING_MUTEX +#define RT_USING_EVENT +#define RT_USING_MAILBOX +#define RT_USING_MESSAGEQUEUE + +/* Memory Management */ + +#define RT_USING_MEMPOOL +#define RT_USING_SMALL_MEM +#define RT_USING_HEAP + +/* Kernel Device Object */ + +#define RT_USING_DEVICE +#define RT_USING_CONSOLE +#define RT_CONSOLEBUF_SIZE 128 +#define RT_CONSOLE_DEVICE_NAME "uart3" +#define RT_VER_NUM 0x40002 +#define ARCH_ARM +#define RT_USING_CPU_FFS +#define ARCH_ARM_CORTEX_M +#define ARCH_ARM_CORTEX_M7 + +/* RT-Thread Components */ + +#define RT_USING_COMPONENTS_INIT +#define RT_USING_USER_MAIN +#define RT_MAIN_THREAD_STACK_SIZE 2048 +#define RT_MAIN_THREAD_PRIORITY 10 + +/* C++ features */ + + +/* Command shell */ + +#define RT_USING_FINSH +#define FINSH_THREAD_NAME "tshell" +#define FINSH_USING_HISTORY +#define FINSH_HISTORY_LINES 5 +#define FINSH_USING_SYMTAB +#define FINSH_USING_DESCRIPTION +#define FINSH_THREAD_PRIORITY 20 +#define FINSH_THREAD_STACK_SIZE 4096 +#define FINSH_CMD_SIZE 80 +#define FINSH_USING_MSH +#define FINSH_USING_MSH_DEFAULT +#define FINSH_USING_MSH_ONLY +#define FINSH_ARG_MAX 10 + +/* Device virtual file system */ + + +/* Device Drivers */ + +#define RT_USING_DEVICE_IPC +#define RT_PIPE_BUFSZ 512 +#define RT_USING_SERIAL +#define RT_SERIAL_USING_DMA +#define RT_SERIAL_RB_BUFSZ 64 +#define RT_USING_PIN + +/* Using USB */ + + +/* POSIX layer and C standard library */ + +#define RT_LIBC_USING_TIME + +/* Network */ + +/* Socket abstraction layer */ + + +/* Network interface device */ + + +/* light weight TCP/IP stack */ + + +/* AT commands */ + + +/* VBUS(Virtual Software BUS) */ + + +/* Utilities */ + + +/* RT-Thread online packages */ + +/* IoT - internet of things */ + + +/* Wi-Fi */ + +/* Marvell WiFi */ + + +/* Wiced WiFi */ + + +/* IoT Cloud */ + + +/* security packages */ + + +/* language packages */ + + +/* multimedia packages */ + + +/* tools packages */ + + +/* system packages */ + + +/* peripheral libraries and drivers */ + + +/* miscellaneous packages */ + + +/* samples: kernel and components samples */ + + +/* Privated Packages of RealThread */ + + +/* Network Utilities */ + +#define SOC_FAMILY_STM32 +#define SOC_SERIES_STM32H7 + +/* Hardware Drivers Config */ + +#define SOC_STM32H743ZI + +/* Onboard Peripheral Drivers */ + +/* On-chip Peripheral Drivers */ + +#define BSP_USING_GPIO +#define BSP_USING_UART +#define BSP_USING_UART3 + +/* Board extended module Drivers */ + + +#endif diff --git a/bsp/stm32/stm32h743-st-nucleo/rtconfig.py b/bsp/stm32/stm32h743-st-nucleo/rtconfig.py new file mode 100644 index 000000000..ef6708f65 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/rtconfig.py @@ -0,0 +1,144 @@ +import os + +# toolchains options +ARCH='arm' +CPU='cortex-m7' +CROSS_TOOL='gcc' + +# bsp lib config +BSP_LIBRARY_TYPE = None + +if os.getenv('RTT_CC'): + CROSS_TOOL = os.getenv('RTT_CC') +if os.getenv('RTT_ROOT'): + RTT_ROOT = os.getenv('RTT_ROOT') + +# cross_tool provides the cross compiler +# EXEC_PATH is the compiler execute path, for example, CodeSourcery, Keil MDK, IAR +if CROSS_TOOL == 'gcc': + PLATFORM = 'gcc' + EXEC_PATH = r'C:\Users\XXYYZZ' +elif CROSS_TOOL == 'keil': + PLATFORM = 'armcc' + EXEC_PATH = r'C:/Keil_v5' +elif CROSS_TOOL == 'iar': + PLATFORM = 'iar' + EXEC_PATH = r'C:/Program Files (x86)/IAR Systems/Embedded Workbench 8.0' + +if os.getenv('RTT_EXEC_PATH'): + EXEC_PATH = os.getenv('RTT_EXEC_PATH') + +BUILD = 'debug' + +if PLATFORM == 'gcc': + # toolchains + PREFIX = 'arm-none-eabi-' + CC = PREFIX + 'gcc' + AS = PREFIX + 'gcc' + AR = PREFIX + 'ar' + CXX = PREFIX + 'g++' + LINK = PREFIX + 'gcc' + TARGET_EXT = 'elf' + SIZE = PREFIX + 'size' + OBJDUMP = PREFIX + 'objdump' + OBJCPY = PREFIX + 'objcopy' + + DEVICE = ' -mcpu=cortex-m7 -mthumb -mfpu=fpv5-d16 -mfloat-abi=hard -ffunction-sections -fdata-sections' + CFLAGS = DEVICE + ' -Dgcc' + AFLAGS = ' -c' + DEVICE + ' -x assembler-with-cpp -Wa,-mimplicit-it=thumb ' + LFLAGS = DEVICE + ' -Wl,--gc-sections,-Map=rtthread.map,-cref,-u,Reset_Handler -T board/linker_scripts/link.lds' + + CPATH = '' + LPATH = '' + + if BUILD == 'debug': + CFLAGS += ' -O0 -gdwarf-2 -g' + AFLAGS += ' -gdwarf-2' + else: + CFLAGS += ' -O2' + + CXXFLAGS = CFLAGS + CFLAGS += ' -std=c99' + + POST_ACTION = OBJCPY + ' -O binary $TARGET rtthread.bin\n' + SIZE + ' $TARGET \n' + +elif PLATFORM == 'armcc': + # toolchains + CC = 'armcc' + CXX = 'armcc' + AS = 'armasm' + AR = 'armar' + LINK = 'armlink' + TARGET_EXT = 'axf' + + DEVICE = ' --cpu Cortex-M7.fp.sp' + CFLAGS = '-c ' + DEVICE + ' --apcs=interwork --c99' + AFLAGS = DEVICE + ' --apcs=interwork ' + LFLAGS = DEVICE + ' --scatter "board\linker_scripts\link.sct" --info sizes --info totals --info unused --info veneers --list rtthread.map --strict' + CFLAGS += ' -I' + EXEC_PATH + '/ARM/ARMCC/include' + LFLAGS += ' --libpath=' + EXEC_PATH + '/ARM/ARMCC/lib' + + CFLAGS += ' -D__MICROLIB ' + AFLAGS += ' --pd "__MICROLIB SETA 1" ' + LFLAGS += ' --library_type=microlib ' + EXEC_PATH += '/ARM/ARMCC/bin/' + + if BUILD == 'debug': + CFLAGS += ' -g -O0' + AFLAGS += ' -g' + else: + CFLAGS += ' -O2' + + CXXFLAGS = CFLAGS + CFLAGS += ' -std=c99' + + POST_ACTION = 'fromelf --bin $TARGET --output rtthread.bin \nfromelf -z $TARGET' + +elif PLATFORM == 'iar': + # toolchains + CC = 'iccarm' + CXX = 'iccarm' + AS = 'iasmarm' + AR = 'iarchive' + LINK = 'ilinkarm' + TARGET_EXT = 'out' + + DEVICE = '-Dewarm' + + CFLAGS = DEVICE + CFLAGS += ' --diag_suppress Pa050' + CFLAGS += ' --no_cse' + CFLAGS += ' --no_unroll' + CFLAGS += ' --no_inline' + CFLAGS += ' --no_code_motion' + CFLAGS += ' --no_tbaa' + CFLAGS += ' --no_clustering' + CFLAGS += ' --no_scheduling' + CFLAGS += ' --endian=little' + CFLAGS += ' --cpu=Cortex-M7' + CFLAGS += ' -e' + CFLAGS += ' --fpu=VFPv5_sp' + CFLAGS += ' --dlib_config "' + EXEC_PATH + '/arm/INC/c/DLib_Config_Normal.h"' + CFLAGS += ' --silent' + + AFLAGS = DEVICE + AFLAGS += ' -s+' + AFLAGS += ' -w+' + AFLAGS += ' -r' + AFLAGS += ' --cpu Cortex-M7' + AFLAGS += ' --fpu VFPv5_sp' + AFLAGS += ' -S' + + if BUILD == 'debug': + CFLAGS += ' --debug' + CFLAGS += ' -On' + else: + CFLAGS += ' -Oh' + + LFLAGS = ' --config "board/linker_scripts/link.icf"' + LFLAGS += ' --entry __iar_program_start' + + CXXFLAGS = CFLAGS + + EXEC_PATH = EXEC_PATH + '/arm/bin/' + POST_ACTION = 'ielftool --bin $TARGET rtthread.bin' diff --git a/bsp/stm32/stm32h743-st-nucleo/template.ewp b/bsp/stm32/stm32h743-st-nucleo/template.ewp new file mode 100644 index 000000000..1ca2a5511 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/template.ewp @@ -0,0 +1,2074 @@ + + + 3 + + rtthread + + ARM + + 1 + + General + 3 + + 31 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ICCARM + 2 + + 35 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + AARM + 2 + + 10 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + OBJCOPY + 0 + + 1 + 1 + 1 + + + + + + + + + CUSTOM + 3 + + + + 0 + + + + BICOMP + 0 + + + + BUILDACTION + 1 + + + + + + + ILINK + 0 + + 22 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + IARCHIVE + 0 + + 0 + 1 + 1 + + + + + + + BILINK + 0 + + + + + Release + + ARM + + 0 + + General + 3 + + 31 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ICCARM + 2 + + 35 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + AARM + 2 + + 10 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + OBJCOPY + 0 + + 1 + 1 + 0 + + + + + + + + + CUSTOM + 3 + + + + 0 + + + + BICOMP + 0 + + + + BUILDACTION + 1 + + + + + + + ILINK + 0 + + 22 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + IARCHIVE + 0 + + 0 + 1 + 0 + + + + + + + BILINK + 0 + + + + diff --git a/bsp/stm32/stm32h743-st-nucleo/template.eww b/bsp/stm32/stm32h743-st-nucleo/template.eww new file mode 100644 index 000000000..bd036bb4c --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/template.eww @@ -0,0 +1,10 @@ + + + + + $WS_DIR$\template.ewp + + + + + diff --git a/bsp/stm32/stm32h743-st-nucleo/template.uvoptx b/bsp/stm32/stm32h743-st-nucleo/template.uvoptx new file mode 100644 index 000000000..8dd0aa344 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/template.uvoptx @@ -0,0 +1,184 @@ + + + + 1.0 + +
### uVision Project, (C) Keil Software
+ + + *.c + *.s*; *.src; *.a* + *.obj; *.o + *.lib + *.txt; *.h; *.inc + *.plm + *.cpp + 0 + + + + 0 + 0 + + + + rt-thread + 0x4 + ARM-ADS + + 12000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + .\build\ + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 0 + 0 + 1 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ST-LINKIII-KEIL_SWO + -U0670FF495355878281171423 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC8000 -FN1 -FF0STM32H7x_2048.FLM -FS08000000 -FL0200000 -FP0($$Device:STM32H743ZITx$CMSIS\Flash\STM32H7x_2048.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC8000 -FN1 -FF0STM32H7x_2048 -FS08000000 -FL0200000 -FP0($$Device:STM32H743ZITx$CMSIS\Flash\STM32H7x_2048.FLM)) + + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + 1 + 1 + 0 + 2 + 10000000 + + + + + diff --git a/bsp/stm32/stm32h743-st-nucleo/template.uvprojx b/bsp/stm32/stm32h743-st-nucleo/template.uvprojx new file mode 100644 index 000000000..e0dbc1097 --- /dev/null +++ b/bsp/stm32/stm32h743-st-nucleo/template.uvprojx @@ -0,0 +1,390 @@ + + + + 2.1 + +
### uVision Project, (C) Keil Software
+ + + + rt-thread + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32H743ZITx + STMicroelectronics + Keil.STM32H7xx_DFP.2.3.0 + https://www.keil.com/pack/ + IRAM(0x20000000-0x2001FFFF) IRAM2(0x24000000-0x2407FFFF) IROM(0x8000000-0x81FFFFF) CLOCK(12000000) FPU3(DFPU) CPUTYPE("Cortex-M7") ELITTLE + + + UL2CM3(-S0 -C0 -P0 -FD20010000 -FC1000 -FN1 -FF0STM32F7x_1024 -FS08000000 -FL0100000 -FP0($$Device:STM32F746NGHx$CMSIS\Flash\STM32F7x_1024.FLM)) + 0 + $$Device:STM32F746NGHx$Drivers\CMSIS\Device\ST\STM32F7xx\Include\stm32f7xx.h + + + + + + + + + + $$Device:STM32F746NGHx$CMSIS\SVD\STM32F7x.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + .\build\ + rt-thread + 1 + 0 + 0 + 1 + 0 + .\build\ + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 0 + fromelf --bin !L --output rtthread.bin + + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 1 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM7 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM7 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4096 + + 1 + BIN\UL2CM3.DLL + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M7" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 1 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x20000 + + + 1 + 0x8000000 + 0x200000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8000000 + 0x100000 + + + 1 + 0x200000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20010000 + 0x40000 + + + 0 + 0x20000000 + 0x10000 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + + + + + + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 1 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + + + + + + + + + + + + + + + + + + + -- GitLab